tree 5dfb67ee9fea180f9077a70f77bd3e0d786026ee
parent abf00907538e21c469a10809dc2991982673fcbf
author Serge Semin <Sergey.Semin@baikalelectronics.ru> 1602114909 +0300
committer Mark Brown <broonie@kernel.org> 1602194423 +0100
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQEzBAABCgAdFiEEreZoqmdXGLWf4p/qJNaLcl1Uh9AFAl9/i/cACgkQJNaLcl1U
 h9BOAwf/Ul1lgSBTrSbAeZRT/pZmg6gAR5yTnRRA7wXugIio1GFezjRdH8nEvTRv
 IQwVmD2i2ackgIWJpJVC5SuEdjQ8gaqI5holXoWpltnF1BE4bdkDVFgSKC66UAdS
 Zdea0ECnj50lGNq0iLttDgVUyA1ptNWMLMpQ/lQL6g4aQFbRzt/pNS4y+HVRUW1B
 7PBB5qEzXOa0ukUfKzO8N2OCFFZLpxqstkRwzRHaZrLyZOBe4l/DAGfCFPuYIJO5
 7fysEAq6Yl6grZONlOnkaEsezOHT3UHKkWpGTVLE4xhLShkaACq5A1YakQRTW4HV
 vhCvCOcpdHKuyccvSRYrvgYF4m1rTg==
 =zH29
 -----END PGP SIGNATURE-----

spi: dw: Add Baikal-T1 SPI Controller bindings

These controllers are based on the DW APB SSI IP-core and embedded into
the SoC, so two of them are equipped with IRQ, DMA, 64 words FIFOs and 4
native CS, while another one as being utilized by the Baikal-T1 System
Boot Controller has got a very limited resources: no IRQ, no DMA, only a
single native chip-select and just 8 bytes Tx/Rx FIFOs available. That's
why we have to mark the IRQ to be optional for the later interface.

The SPI controller embedded into the Baikal-T1 System Boot Controller can
be also used to directly access an external SPI flash by means of a
dedicated FSM. The corresponding MMIO region availability is switchable by
the embedded multiplexor, which phandle can be specified in the dts node.

* We added a new example to test out the non-standard Baikal-T1 System
Boot SPI Controller DT binding.

Co-developed-by: Ramil Zaripov <Ramil.Zaripov@baikalelectronics.ru>
Signed-off-by: Ramil Zaripov <Ramil.Zaripov@baikalelectronics.ru>
Signed-off-by: Serge Semin <Sergey.Semin@baikalelectronics.ru>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20201007235511.4935-21-Sergey.Semin@baikalelectronics.ru
Signed-off-by: Mark Brown <broonie@kernel.org>