| # SPDX-License-Identifier: GPL-2.0-only |
| # Amlogic clock drivers |
| |
| obj-$(CONFIG_COMMON_CLK_MESON_CLKC_UTILS) += meson-clkc-utils.o |
| obj-$(CONFIG_COMMON_CLK_MESON_AO_CLKC) += meson-aoclk.o |
| obj-$(CONFIG_COMMON_CLK_MESON_CPU_DYNDIV) += clk-cpu-dyndiv.o |
| obj-$(CONFIG_COMMON_CLK_MESON_DUALDIV) += clk-dualdiv.o |
| obj-$(CONFIG_COMMON_CLK_MESON_EE_CLKC) += meson-eeclk.o |
| obj-$(CONFIG_COMMON_CLK_MESON_MPLL) += clk-mpll.o |
| obj-$(CONFIG_COMMON_CLK_MESON_PHASE) += clk-phase.o |
| obj-$(CONFIG_COMMON_CLK_MESON_PLL) += clk-pll.o |
| obj-$(CONFIG_COMMON_CLK_MESON_REGMAP) += clk-regmap.o |
| obj-$(CONFIG_COMMON_CLK_MESON_SCLK_DIV) += sclk-div.o |
| obj-$(CONFIG_COMMON_CLK_MESON_VID_PLL_DIV) += vid-pll-div.o |
| obj-$(CONFIG_COMMON_CLK_MESON_VCLK) += vclk.o |
| |
| # Amlogic Clock controllers |
| |
| obj-$(CONFIG_COMMON_CLK_AXG) += axg.o axg-aoclk.o |
| obj-$(CONFIG_COMMON_CLK_AXG_AUDIO) += axg-audio.o |
| obj-$(CONFIG_COMMON_CLK_A1_PLL) += a1-pll.o |
| obj-$(CONFIG_COMMON_CLK_A1_PERIPHERALS) += a1-peripherals.o |
| obj-$(CONFIG_COMMON_CLK_GXBB) += gxbb.o gxbb-aoclk.o |
| obj-$(CONFIG_COMMON_CLK_G12A) += g12a.o g12a-aoclk.o |
| obj-$(CONFIG_COMMON_CLK_MESON8B) += meson8b.o meson8-ddr.o |
| obj-$(CONFIG_COMMON_CLK_S4_PLL) += s4-pll.o |
| obj-$(CONFIG_COMMON_CLK_S4_PERIPHERALS) += s4-peripherals.o |