| // SPDX-License-Identifier: GPL-2.0 |
| /* |
| * R8A779A0 processor support - PFC hardware block. |
| * |
| * Copyright (C) 2021 Renesas Electronics Corp. |
| * |
| * This file is based on the drivers/pinctrl/renesas/pfc-r8a779a0.c |
| */ |
| |
| #include <linux/errno.h> |
| #include <linux/io.h> |
| #include <linux/kernel.h> |
| |
| #include "sh_pfc.h" |
| |
| #define CFG_FLAGS (SH_PFC_PIN_CFG_DRIVE_STRENGTH | SH_PFC_PIN_CFG_PULL_UP_DOWN) |
| |
| #define CPU_ALL_GP(fn, sfx) \ |
| PORT_GP_CFG_19(0, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33), \ |
| PORT_GP_CFG_23(1, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33), \ |
| PORT_GP_CFG_1(1, 23, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(1, 24, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(1, 25, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(1, 26, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(1, 27, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(1, 28, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_20(2, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_13(3, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33), \ |
| PORT_GP_CFG_1(3, 13, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 14, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 15, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 16, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 17, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 18, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 19, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 20, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 21, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 22, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 23, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 24, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 25, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 26, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 27, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 28, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_1(3, 29, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_25(4, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_21(5, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_21(6, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_21(7, fn, sfx, CFG_FLAGS), \ |
| PORT_GP_CFG_14(8, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33) |
| |
| #define CPU_ALL_NOGP(fn) \ |
| PIN_NOGP_CFG(VDDQ_AVB0, "VDDQ_AVB0", fn, SH_PFC_PIN_CFG_IO_VOLTAGE_18_25), \ |
| PIN_NOGP_CFG(VDDQ_AVB1, "VDDQ_AVB1", fn, SH_PFC_PIN_CFG_IO_VOLTAGE_18_25), \ |
| PIN_NOGP_CFG(VDDQ_AVB2, "VDDQ_AVB2", fn, SH_PFC_PIN_CFG_IO_VOLTAGE_18_25), \ |
| PIN_NOGP_CFG(VDDQ_TSN0, "VDDQ_TSN0", fn, SH_PFC_PIN_CFG_IO_VOLTAGE_18_25) |
| |
| /* GPSR0 */ |
| #define GPSR0_18 F_(MSIOF2_RXD, IP2SR0_11_8) |
| #define GPSR0_17 F_(MSIOF2_SCK, IP2SR0_7_4) |
| #define GPSR0_16 F_(MSIOF2_TXD, IP2SR0_3_0) |
| #define GPSR0_15 F_(MSIOF2_SYNC, IP1SR0_31_28) |
| #define GPSR0_14 F_(MSIOF2_SS1, IP1SR0_27_24) |
| #define GPSR0_13 F_(MSIOF2_SS2, IP1SR0_23_20) |
| #define GPSR0_12 F_(MSIOF5_RXD, IP1SR0_19_16) |
| #define GPSR0_11 F_(MSIOF5_SCK, IP1SR0_15_12) |
| #define GPSR0_10 F_(MSIOF5_TXD, IP1SR0_11_8) |
| #define GPSR0_9 F_(MSIOF5_SYNC, IP1SR0_7_4) |
| #define GPSR0_8 F_(MSIOF5_SS1, IP1SR0_3_0) |
| #define GPSR0_7 F_(MSIOF5_SS2, IP0SR0_31_28) |
| #define GPSR0_6 F_(IRQ0, IP0SR0_27_24) |
| #define GPSR0_5 F_(IRQ1, IP0SR0_23_20) |
| #define GPSR0_4 F_(IRQ2, IP0SR0_19_16) |
| #define GPSR0_3 F_(IRQ3, IP0SR0_15_12) |
| #define GPSR0_2 F_(GP0_02, IP0SR0_11_8) |
| #define GPSR0_1 F_(GP0_01, IP0SR0_7_4) |
| #define GPSR0_0 F_(GP0_00, IP0SR0_3_0) |
| |
| /* GPSR1 */ |
| #define GPSR1_28 F_(HTX3, IP3SR1_19_16) |
| #define GPSR1_27 F_(HCTS3_N, IP3SR1_15_12) |
| #define GPSR1_26 F_(HRTS3_N, IP3SR1_11_8) |
| #define GPSR1_25 F_(HSCK3, IP3SR1_7_4) |
| #define GPSR1_24 F_(HRX3, IP3SR1_3_0) |
| #define GPSR1_23 F_(GP1_23, IP2SR1_31_28) |
| #define GPSR1_22 F_(AUDIO_CLKIN, IP2SR1_27_24) |
| #define GPSR1_21 F_(AUDIO_CLKOUT, IP2SR1_23_20) |
| #define GPSR1_20 F_(SSI_SD, IP2SR1_19_16) |
| #define GPSR1_19 F_(SSI_WS, IP2SR1_15_12) |
| #define GPSR1_18 F_(SSI_SCK, IP2SR1_11_8) |
| #define GPSR1_17 F_(SCIF_CLK, IP2SR1_7_4) |
| #define GPSR1_16 F_(HRX0, IP2SR1_3_0) |
| #define GPSR1_15 F_(HSCK0, IP1SR1_31_28) |
| #define GPSR1_14 F_(HRTS0_N, IP1SR1_27_24) |
| #define GPSR1_13 F_(HCTS0_N, IP1SR1_23_20) |
| #define GPSR1_12 F_(HTX0, IP1SR1_19_16) |
| #define GPSR1_11 F_(MSIOF0_RXD, IP1SR1_15_12) |
| #define GPSR1_10 F_(MSIOF0_SCK, IP1SR1_11_8) |
| #define GPSR1_9 F_(MSIOF0_TXD, IP1SR1_7_4) |
| #define GPSR1_8 F_(MSIOF0_SYNC, IP1SR1_3_0) |
| #define GPSR1_7 F_(MSIOF0_SS1, IP0SR1_31_28) |
| #define GPSR1_6 F_(MSIOF0_SS2, IP0SR1_27_24) |
| #define GPSR1_5 F_(MSIOF1_RXD, IP0SR1_23_20) |
| #define GPSR1_4 F_(MSIOF1_TXD, IP0SR1_19_16) |
| #define GPSR1_3 F_(MSIOF1_SCK, IP0SR1_15_12) |
| #define GPSR1_2 F_(MSIOF1_SYNC, IP0SR1_11_8) |
| #define GPSR1_1 F_(MSIOF1_SS1, IP0SR1_7_4) |
| #define GPSR1_0 F_(MSIOF1_SS2, IP0SR1_3_0) |
| |
| /* GPSR2 */ |
| #define GPSR2_19 F_(CANFD7_RX, IP2SR2_15_12) |
| #define GPSR2_18 F_(CANFD7_TX, IP2SR2_11_8) |
| #define GPSR2_17 F_(CANFD4_RX, IP2SR2_7_4) |
| #define GPSR2_16 F_(CANFD4_TX, IP2SR2_3_0) |
| #define GPSR2_15 F_(CANFD3_RX, IP1SR2_31_28) |
| #define GPSR2_14 F_(CANFD3_TX, IP1SR2_27_24) |
| #define GPSR2_13 F_(CANFD2_RX, IP1SR2_23_20) |
| #define GPSR2_12 F_(CANFD2_TX, IP1SR2_19_16) |
| #define GPSR2_11 F_(CANFD0_RX, IP1SR2_15_12) |
| #define GPSR2_10 F_(CANFD0_TX, IP1SR2_11_8) |
| #define GPSR2_9 F_(CAN_CLK, IP1SR2_7_4) |
| #define GPSR2_8 F_(TPU0TO0, IP1SR2_3_0) |
| #define GPSR2_7 F_(TPU0TO1, IP0SR2_31_28) |
| #define GPSR2_6 F_(FXR_TXDB, IP0SR2_27_24) |
| #define GPSR2_5 F_(FXR_TXENB_N, IP0SR2_23_20) |
| #define GPSR2_4 F_(RXDB_EXTFXR, IP0SR2_19_16) |
| #define GPSR2_3 F_(CLK_EXTFXR, IP0SR2_15_12) |
| #define GPSR2_2 F_(RXDA_EXTFXR, IP0SR2_11_8) |
| #define GPSR2_1 F_(FXR_TXENA_N, IP0SR2_7_4) |
| #define GPSR2_0 F_(FXR_TXDA, IP0SR2_3_0) |
| |
| /* GPSR3 */ |
| #define GPSR3_29 F_(RPC_INT_N, IP3SR3_23_20) |
| #define GPSR3_28 F_(RPC_WP_N, IP3SR3_19_16) |
| #define GPSR3_27 F_(RPC_RESET_N, IP3SR3_15_12) |
| #define GPSR3_26 F_(QSPI1_IO3, IP3SR3_11_8) |
| #define GPSR3_25 F_(QSPI1_SSL, IP3SR3_7_4) |
| #define GPSR3_24 F_(QSPI1_IO2, IP3SR3_3_0) |
| #define GPSR3_23 F_(QSPI1_MISO_IO1, IP2SR3_31_28) |
| #define GPSR3_22 F_(QSPI1_SPCLK, IP2SR3_27_24) |
| #define GPSR3_21 F_(QSPI1_MOSI_IO0, IP2SR3_23_20) |
| #define GPSR3_20 F_(QSPI0_SPCLK, IP2SR3_19_16) |
| #define GPSR3_19 F_(QSPI0_MOSI_IO0, IP2SR3_15_12) |
| #define GPSR3_18 F_(QSPI0_MISO_IO1, IP2SR3_11_8) |
| #define GPSR3_17 F_(QSPI0_IO2, IP2SR3_7_4) |
| #define GPSR3_16 F_(QSPI0_IO3, IP2SR3_3_0) |
| #define GPSR3_15 F_(QSPI0_SSL, IP1SR3_31_28) |
| #define GPSR3_14 F_(IPC_CLKOUT, IP1SR3_27_24) |
| #define GPSR3_13 F_(IPC_CLKIN, IP1SR3_23_20) |
| #define GPSR3_12 F_(SD_WP, IP1SR3_19_16) |
| #define GPSR3_11 F_(SD_CD, IP1SR3_15_12) |
| #define GPSR3_10 F_(MMC_SD_CMD, IP1SR3_11_8) |
| #define GPSR3_9 F_(MMC_D6, IP1SR3_7_4) |
| #define GPSR3_8 F_(MMC_D7, IP1SR3_3_0) |
| #define GPSR3_7 F_(MMC_D4, IP0SR3_31_28) |
| #define GPSR3_6 F_(MMC_D5, IP0SR3_27_24) |
| #define GPSR3_5 F_(MMC_SD_D3, IP0SR3_23_20) |
| #define GPSR3_4 F_(MMC_DS, IP0SR3_19_16) |
| #define GPSR3_3 F_(MMC_SD_CLK, IP0SR3_15_12) |
| #define GPSR3_2 F_(MMC_SD_D2, IP0SR3_11_8) |
| #define GPSR3_1 F_(MMC_SD_D0, IP0SR3_7_4) |
| #define GPSR3_0 F_(MMC_SD_D1, IP0SR3_3_0) |
| |
| /* GPSR4 */ |
| #define GPSR4_24 F_(AVS1, IP3SR4_3_0) |
| #define GPSR4_23 F_(AVS0, IP2SR4_31_28) |
| #define GPSR4_22 F_(PCIE1_CLKREQ_N, IP2SR4_27_24) |
| #define GPSR4_21 F_(PCIE0_CLKREQ_N, IP2SR4_23_20) |
| #define GPSR4_20 F_(TSN0_TXCREFCLK, IP2SR4_19_16) |
| #define GPSR4_19 F_(TSN0_TD2, IP2SR4_15_12) |
| #define GPSR4_18 F_(TSN0_TD3, IP2SR4_11_8) |
| #define GPSR4_17 F_(TSN0_RD2, IP2SR4_7_4) |
| #define GPSR4_16 F_(TSN0_RD3, IP2SR4_3_0) |
| #define GPSR4_15 F_(TSN0_TD0, IP1SR4_31_28) |
| #define GPSR4_14 F_(TSN0_TD1, IP1SR4_27_24) |
| #define GPSR4_13 F_(TSN0_RD1, IP1SR4_23_20) |
| #define GPSR4_12 F_(TSN0_TXC, IP1SR4_19_16) |
| #define GPSR4_11 F_(TSN0_RXC, IP1SR4_15_12) |
| #define GPSR4_10 F_(TSN0_RD0, IP1SR4_11_8) |
| #define GPSR4_9 F_(TSN0_TX_CTL, IP1SR4_7_4) |
| #define GPSR4_8 F_(TSN0_AVTP_PPS0, IP1SR4_3_0) |
| #define GPSR4_7 F_(TSN0_RX_CTL, IP0SR4_31_28) |
| #define GPSR4_6 F_(TSN0_AVTP_CAPTURE, IP0SR4_27_24) |
| #define GPSR4_5 F_(TSN0_AVTP_MATCH, IP0SR4_23_20) |
| #define GPSR4_4 F_(TSN0_LINK, IP0SR4_19_16) |
| #define GPSR4_3 F_(TSN0_PHY_INT, IP0SR4_15_12) |
| #define GPSR4_2 F_(TSN0_AVTP_PPS1, IP0SR4_11_8) |
| #define GPSR4_1 F_(TSN0_MDC, IP0SR4_7_4) |
| #define GPSR4_0 F_(TSN0_MDIO, IP0SR4_3_0) |
| |
| /* GPSR 5 */ |
| #define GPSR5_20 F_(AVB2_RX_CTL, IP2SR5_19_16) |
| #define GPSR5_19 F_(AVB2_TX_CTL, IP2SR5_15_12) |
| #define GPSR5_18 F_(AVB2_RXC, IP2SR5_11_8) |
| #define GPSR5_17 F_(AVB2_RD0, IP2SR5_7_4) |
| #define GPSR5_16 F_(AVB2_TXC, IP2SR5_3_0) |
| #define GPSR5_15 F_(AVB2_TD0, IP1SR5_31_28) |
| #define GPSR5_14 F_(AVB2_RD1, IP1SR5_27_24) |
| #define GPSR5_13 F_(AVB2_RD2, IP1SR5_23_20) |
| #define GPSR5_12 F_(AVB2_TD1, IP1SR5_19_16) |
| #define GPSR5_11 F_(AVB2_TD2, IP1SR5_15_12) |
| #define GPSR5_10 F_(AVB2_MDIO, IP1SR5_11_8) |
| #define GPSR5_9 F_(AVB2_RD3, IP1SR5_7_4) |
| #define GPSR5_8 F_(AVB2_TD3, IP1SR5_3_0) |
| #define GPSR5_7 F_(AVB2_TXCREFCLK, IP0SR5_31_28) |
| #define GPSR5_6 F_(AVB2_MDC, IP0SR5_27_24) |
| #define GPSR5_5 F_(AVB2_MAGIC, IP0SR5_23_20) |
| #define GPSR5_4 F_(AVB2_PHY_INT, IP0SR5_19_16) |
| #define GPSR5_3 F_(AVB2_LINK, IP0SR5_15_12) |
| #define GPSR5_2 F_(AVB2_AVTP_MATCH, IP0SR5_11_8) |
| #define GPSR5_1 F_(AVB2_AVTP_CAPTURE, IP0SR5_7_4) |
| #define GPSR5_0 F_(AVB2_AVTP_PPS, IP0SR5_3_0) |
| |
| /* GPSR 6 */ |
| #define GPSR6_20 F_(AVB1_TXCREFCLK, IP2SR6_19_16) |
| #define GPSR6_19 F_(AVB1_RD3, IP2SR6_15_12) |
| #define GPSR6_18 F_(AVB1_TD3, IP2SR6_11_8) |
| #define GPSR6_17 F_(AVB1_RD2, IP2SR6_7_4) |
| #define GPSR6_16 F_(AVB1_TD2, IP2SR6_3_0) |
| #define GPSR6_15 F_(AVB1_RD0, IP1SR6_31_28) |
| #define GPSR6_14 F_(AVB1_RD1, IP1SR6_27_24) |
| #define GPSR6_13 F_(AVB1_TD0, IP1SR6_23_20) |
| #define GPSR6_12 F_(AVB1_TD1, IP1SR6_19_16) |
| #define GPSR6_11 F_(AVB1_AVTP_CAPTURE, IP1SR6_15_12) |
| #define GPSR6_10 F_(AVB1_AVTP_PPS, IP1SR6_11_8) |
| #define GPSR6_9 F_(AVB1_RX_CTL, IP1SR6_7_4) |
| #define GPSR6_8 F_(AVB1_RXC, IP1SR6_3_0) |
| #define GPSR6_7 F_(AVB1_TX_CTL, IP0SR6_31_28) |
| #define GPSR6_6 F_(AVB1_TXC, IP0SR6_27_24) |
| #define GPSR6_5 F_(AVB1_AVTP_MATCH, IP0SR6_23_20) |
| #define GPSR6_4 F_(AVB1_LINK, IP0SR6_19_16) |
| #define GPSR6_3 F_(AVB1_PHY_INT, IP0SR6_15_12) |
| #define GPSR6_2 F_(AVB1_MDC, IP0SR6_11_8) |
| #define GPSR6_1 F_(AVB1_MAGIC, IP0SR6_7_4) |
| #define GPSR6_0 F_(AVB1_MDIO, IP0SR6_3_0) |
| |
| /* GPSR7 */ |
| #define GPSR7_20 F_(AVB0_RX_CTL, IP2SR7_19_16) |
| #define GPSR7_19 F_(AVB0_RXC, IP2SR7_15_12) |
| #define GPSR7_18 F_(AVB0_RD0, IP2SR7_11_8) |
| #define GPSR7_17 F_(AVB0_RD1, IP2SR7_7_4) |
| #define GPSR7_16 F_(AVB0_TX_CTL, IP2SR7_3_0) |
| #define GPSR7_15 F_(AVB0_TXC, IP1SR7_31_28) |
| #define GPSR7_14 F_(AVB0_MDIO, IP1SR7_27_24) |
| #define GPSR7_13 F_(AVB0_MDC, IP1SR7_23_20) |
| #define GPSR7_12 F_(AVB0_RD2, IP1SR7_19_16) |
| #define GPSR7_11 F_(AVB0_TD0, IP1SR7_15_12) |
| #define GPSR7_10 F_(AVB0_MAGIC, IP1SR7_11_8) |
| #define GPSR7_9 F_(AVB0_TXCREFCLK, IP1SR7_7_4) |
| #define GPSR7_8 F_(AVB0_RD3, IP1SR7_3_0) |
| #define GPSR7_7 F_(AVB0_TD1, IP0SR7_31_28) |
| #define GPSR7_6 F_(AVB0_TD2, IP0SR7_27_24) |
| #define GPSR7_5 F_(AVB0_PHY_INT, IP0SR7_23_20) |
| #define GPSR7_4 F_(AVB0_LINK, IP0SR7_19_16) |
| #define GPSR7_3 F_(AVB0_TD3, IP0SR7_15_12) |
| #define GPSR7_2 F_(AVB0_AVTP_MATCH, IP0SR7_11_8) |
| #define GPSR7_1 F_(AVB0_AVTP_CAPTURE, IP0SR7_7_4) |
| #define GPSR7_0 F_(AVB0_AVTP_PPS, IP0SR7_3_0) |
| |
| /* GPSR8 */ |
| #define GPSR8_13 F_(GP8_13, IP1SR8_23_20) |
| #define GPSR8_12 F_(GP8_12, IP1SR8_19_16) |
| #define GPSR8_11 F_(SDA5, IP1SR8_15_12) |
| #define GPSR8_10 F_(SCL5, IP1SR8_11_8) |
| #define GPSR8_9 F_(SDA4, IP1SR8_7_4) |
| #define GPSR8_8 F_(SCL4, IP1SR8_3_0) |
| #define GPSR8_7 F_(SDA3, IP0SR8_31_28) |
| #define GPSR8_6 F_(SCL3, IP0SR8_27_24) |
| #define GPSR8_5 F_(SDA2, IP0SR8_23_20) |
| #define GPSR8_4 F_(SCL2, IP0SR8_19_16) |
| #define GPSR8_3 F_(SDA1, IP0SR8_15_12) |
| #define GPSR8_2 F_(SCL1, IP0SR8_11_8) |
| #define GPSR8_1 F_(SDA0, IP0SR8_7_4) |
| #define GPSR8_0 F_(SCL0, IP0SR8_3_0) |
| |
| /* SR0 */ |
| /* IP0SR0 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP0SR0_3_0 F_(0, 0) FM(ERROROUTC_N_B) FM(TCLK2_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR0_7_4 F_(0, 0) FM(MSIOF3_SS1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR0_11_8 F_(0, 0) FM(MSIOF3_SS2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR0_15_12 FM(IRQ3) FM(MSIOF3_SCK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR0_19_16 FM(IRQ2) FM(MSIOF3_TXD) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR0_23_20 FM(IRQ1) FM(MSIOF3_RXD) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR0_27_24 FM(IRQ0) FM(MSIOF3_SYNC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR0_31_28 FM(MSIOF5_SS2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP1SR0 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP1SR0_3_0 FM(MSIOF5_SS1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR0_7_4 FM(MSIOF5_SYNC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR0_11_8 FM(MSIOF5_TXD) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR0_15_12 FM(MSIOF5_SCK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR0_19_16 FM(MSIOF5_RXD) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR0_23_20 FM(MSIOF2_SS2) FM(TCLK1) FM(IRQ2_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR0_27_24 FM(MSIOF2_SS1) FM(HTX1) FM(TX1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR0_31_28 FM(MSIOF2_SYNC) FM(HRX1) FM(RX1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP2SR0 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP2SR0_3_0 FM(MSIOF2_TXD) FM(HCTS1_N) FM(CTS1_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR0_7_4 FM(MSIOF2_SCK) FM(HRTS1_N) FM(RTS1_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR0_11_8 FM(MSIOF2_RXD) FM(HSCK1) FM(SCK1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* SR1 */ |
| /* IP0SR1 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP0SR1_3_0 FM(MSIOF1_SS2) FM(HTX3_A) FM(TX3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR1_7_4 FM(MSIOF1_SS1) FM(HCTS3_N_A) FM(RX3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR1_11_8 FM(MSIOF1_SYNC) FM(HRTS3_N_A) FM(RTS3_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR1_15_12 FM(MSIOF1_SCK) FM(HSCK3_A) FM(CTS3_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR1_19_16 FM(MSIOF1_TXD) FM(HRX3_A) FM(SCK3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR1_23_20 FM(MSIOF1_RXD) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR1_27_24 FM(MSIOF0_SS2) FM(HTX1_X) FM(TX1_X) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR1_31_28 FM(MSIOF0_SS1) FM(HRX1_X) FM(RX1_X) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP1SR1 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP1SR1_3_0 FM(MSIOF0_SYNC) FM(HCTS1_N_X) FM(CTS1_N_X) FM(CANFD5_TX_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR1_7_4 FM(MSIOF0_TXD) FM(HRTS1_N_X) FM(RTS1_N_X) FM(CANFD5_RX_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR1_11_8 FM(MSIOF0_SCK) FM(HSCK1_X) FM(SCK1_X) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR1_15_12 FM(MSIOF0_RXD) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR1_19_16 FM(HTX0) FM(TX0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR1_23_20 FM(HCTS0_N) FM(CTS0_N) FM(PWM8_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR1_27_24 FM(HRTS0_N) FM(RTS0_N) FM(PWM9_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR1_31_28 FM(HSCK0) FM(SCK0) FM(PWM0_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP2SR1 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP2SR1_3_0 FM(HRX0) FM(RX0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR1_7_4 FM(SCIF_CLK) FM(IRQ4_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR1_11_8 FM(SSI_SCK) FM(TCLK3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR1_15_12 FM(SSI_WS) FM(TCLK4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR1_19_16 FM(SSI_SD) FM(IRQ0_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR1_23_20 FM(AUDIO_CLKOUT) FM(IRQ1_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR1_27_24 FM(AUDIO_CLKIN) FM(PWM3_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR1_31_28 F_(0, 0) FM(TCLK2) FM(MSIOF4_SS1) FM(IRQ3_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP3SR1 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP3SR1_3_0 FM(HRX3) FM(SCK3_A) FM(MSIOF4_SS2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP3SR1_7_4 FM(HSCK3) FM(CTS3_N_A) FM(MSIOF4_SCK) FM(TPU0TO0_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP3SR1_11_8 FM(HRTS3_N) FM(RTS3_N_A) FM(MSIOF4_TXD) FM(TPU0TO1_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP3SR1_15_12 FM(HCTS3_N) FM(RX3_A) FM(MSIOF4_RXD) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP3SR1_19_16 FM(HTX3) FM(TX3_A) FM(MSIOF4_SYNC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* SR2 */ |
| /* IP0SR2 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP0SR2_3_0 FM(FXR_TXDA) FM(CANFD1_TX) FM(TPU0TO2_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR2_7_4 FM(FXR_TXENA_N) FM(CANFD1_RX) FM(TPU0TO3_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR2_11_8 FM(RXDA_EXTFXR) FM(CANFD5_TX) FM(IRQ5) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR2_15_12 FM(CLK_EXTFXR) FM(CANFD5_RX) FM(IRQ4_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR2_19_16 FM(RXDB_EXTFXR) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR2_23_20 FM(FXR_TXENB_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR2_27_24 FM(FXR_TXDB) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR2_31_28 FM(TPU0TO1) FM(CANFD6_TX) F_(0, 0) FM(TCLK2_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP1SR2 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP1SR2_3_0 FM(TPU0TO0) FM(CANFD6_RX) F_(0, 0) FM(TCLK1_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR2_7_4 FM(CAN_CLK) FM(FXR_TXENA_N_X) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR2_11_8 FM(CANFD0_TX) FM(FXR_TXENB_N_X) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR2_15_12 FM(CANFD0_RX) FM(STPWT_EXTFXR) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR2_19_16 FM(CANFD2_TX) FM(TPU0TO2) F_(0, 0) FM(TCLK3_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR2_23_20 FM(CANFD2_RX) FM(TPU0TO3) FM(PWM1_B) FM(TCLK4_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR2_27_24 FM(CANFD3_TX) F_(0, 0) FM(PWM2_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR2_31_28 FM(CANFD3_RX) F_(0, 0) FM(PWM3_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP2SR2 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP2SR2_3_0 FM(CANFD4_TX) F_(0, 0) FM(PWM4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR2_7_4 FM(CANFD4_RX) F_(0, 0) FM(PWM5) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR2_11_8 FM(CANFD7_TX) F_(0, 0) FM(PWM6) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR2_15_12 FM(CANFD7_RX) F_(0, 0) FM(PWM7) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* SR3 */ |
| /* IP0SR3 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP0SR3_3_0 FM(MMC_SD_D1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR3_7_4 FM(MMC_SD_D0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR3_11_8 FM(MMC_SD_D2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR3_15_12 FM(MMC_SD_CLK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR3_19_16 FM(MMC_DS) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR3_23_20 FM(MMC_SD_D3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR3_27_24 FM(MMC_D5) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR3_31_28 FM(MMC_D4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP1SR3 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP1SR3_3_0 FM(MMC_D7) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR3_7_4 FM(MMC_D6) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR3_11_8 FM(MMC_SD_CMD) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR3_15_12 FM(SD_CD) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR3_19_16 FM(SD_WP) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR3_23_20 FM(IPC_CLKIN) FM(IPC_CLKEN_IN) FM(PWM1_A) FM(TCLK3_X) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR3_27_24 FM(IPC_CLKOUT) FM(IPC_CLKEN_OUT) FM(ERROROUTC_N_A) FM(TCLK4_X) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR3_31_28 FM(QSPI0_SSL) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP2SR3 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP2SR3_3_0 FM(QSPI0_IO3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR3_7_4 FM(QSPI0_IO2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR3_11_8 FM(QSPI0_MISO_IO1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR3_15_12 FM(QSPI0_MOSI_IO0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR3_19_16 FM(QSPI0_SPCLK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR3_23_20 FM(QSPI1_MOSI_IO0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR3_27_24 FM(QSPI1_SPCLK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR3_31_28 FM(QSPI1_MISO_IO1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP3SR3 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP3SR3_3_0 FM(QSPI1_IO2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP3SR3_7_4 FM(QSPI1_SSL) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP3SR3_11_8 FM(QSPI1_IO3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP3SR3_15_12 FM(RPC_RESET_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP3SR3_19_16 FM(RPC_WP_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP3SR3_23_20 FM(RPC_INT_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* SR4 */ |
| /* IP0SR4 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP0SR4_3_0 FM(TSN0_MDIO) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR4_7_4 FM(TSN0_MDC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR4_11_8 FM(TSN0_AVTP_PPS1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR4_15_12 FM(TSN0_PHY_INT) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR4_19_16 FM(TSN0_LINK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR4_23_20 FM(TSN0_AVTP_MATCH) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR4_27_24 FM(TSN0_AVTP_CAPTURE) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR4_31_28 FM(TSN0_RX_CTL) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP1SR4 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP1SR4_3_0 FM(TSN0_AVTP_PPS0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR4_7_4 FM(TSN0_TX_CTL) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR4_11_8 FM(TSN0_RD0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR4_15_12 FM(TSN0_RXC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR4_19_16 FM(TSN0_TXC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR4_23_20 FM(TSN0_RD1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR4_27_24 FM(TSN0_TD1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR4_31_28 FM(TSN0_TD0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP2SR4 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP2SR4_3_0 FM(TSN0_RD3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR4_7_4 FM(TSN0_RD2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR4_11_8 FM(TSN0_TD3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR4_15_12 FM(TSN0_TD2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR4_19_16 FM(TSN0_TXCREFCLK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR4_23_20 FM(PCIE0_CLKREQ_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR4_27_24 FM(PCIE1_CLKREQ_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR4_31_28 FM(AVS0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP3SR4 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP3SR4_3_0 FM(AVS1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* SR5 */ |
| /* IP0SR5 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP0SR5_3_0 FM(AVB2_AVTP_PPS) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR5_7_4 FM(AVB2_AVTP_CAPTURE) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR5_11_8 FM(AVB2_AVTP_MATCH) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR5_15_12 FM(AVB2_LINK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR5_19_16 FM(AVB2_PHY_INT) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR5_23_20 FM(AVB2_MAGIC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR5_27_24 FM(AVB2_MDC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR5_31_28 FM(AVB2_TXCREFCLK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP1SR5 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP1SR5_3_0 FM(AVB2_TD3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR5_7_4 FM(AVB2_RD3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR5_11_8 FM(AVB2_MDIO) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR5_15_12 FM(AVB2_TD2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR5_19_16 FM(AVB2_TD1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR5_23_20 FM(AVB2_RD2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR5_27_24 FM(AVB2_RD1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR5_31_28 FM(AVB2_TD0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP2SR5 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP2SR5_3_0 FM(AVB2_TXC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR5_7_4 FM(AVB2_RD0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR5_11_8 FM(AVB2_RXC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR5_15_12 FM(AVB2_TX_CTL) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR5_19_16 FM(AVB2_RX_CTL) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* SR6 */ |
| /* IP0SR6 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP0SR6_3_0 FM(AVB1_MDIO) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR6_7_4 FM(AVB1_MAGIC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR6_11_8 FM(AVB1_MDC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR6_15_12 FM(AVB1_PHY_INT) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR6_19_16 FM(AVB1_LINK) FM(AVB1_MII_TX_ER) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR6_23_20 FM(AVB1_AVTP_MATCH) FM(AVB1_MII_RX_ER) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR6_27_24 FM(AVB1_TXC) FM(AVB1_MII_TXC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR6_31_28 FM(AVB1_TX_CTL) FM(AVB1_MII_TX_EN) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP1SR6 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP1SR6_3_0 FM(AVB1_RXC) FM(AVB1_MII_RXC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR6_7_4 FM(AVB1_RX_CTL) FM(AVB1_MII_RX_DV) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR6_11_8 FM(AVB1_AVTP_PPS) FM(AVB1_MII_COL) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR6_15_12 FM(AVB1_AVTP_CAPTURE) FM(AVB1_MII_CRS) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR6_19_16 FM(AVB1_TD1) FM(AVB1_MII_TD1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR6_23_20 FM(AVB1_TD0) FM(AVB1_MII_TD0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR6_27_24 FM(AVB1_RD1) FM(AVB1_MII_RD1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR6_31_28 FM(AVB1_RD0) FM(AVB1_MII_RD0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP2SR6 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP2SR6_3_0 FM(AVB1_TD2) FM(AVB1_MII_TD2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR6_7_4 FM(AVB1_RD2) FM(AVB1_MII_RD2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR6_11_8 FM(AVB1_TD3) FM(AVB1_MII_TD3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR6_15_12 FM(AVB1_RD3) FM(AVB1_MII_RD3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR6_19_16 FM(AVB1_TXCREFCLK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* SR7 */ |
| /* IP0SR7 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP0SR7_3_0 FM(AVB0_AVTP_PPS) FM(AVB0_MII_COL) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR7_7_4 FM(AVB0_AVTP_CAPTURE) FM(AVB0_MII_CRS) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR7_11_8 FM(AVB0_AVTP_MATCH) FM(AVB0_MII_RX_ER) FM(CC5_OSCOUT) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR7_15_12 FM(AVB0_TD3) FM(AVB0_MII_TD3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR7_19_16 FM(AVB0_LINK) FM(AVB0_MII_TX_ER) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR7_23_20 FM(AVB0_PHY_INT) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR7_27_24 FM(AVB0_TD2) FM(AVB0_MII_TD2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR7_31_28 FM(AVB0_TD1) FM(AVB0_MII_TD1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP1SR7 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP1SR7_3_0 FM(AVB0_RD3) FM(AVB0_MII_RD3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR7_7_4 FM(AVB0_TXCREFCLK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR7_11_8 FM(AVB0_MAGIC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR7_15_12 FM(AVB0_TD0) FM(AVB0_MII_TD0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR7_19_16 FM(AVB0_RD2) FM(AVB0_MII_RD2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR7_23_20 FM(AVB0_MDC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR7_27_24 FM(AVB0_MDIO) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR7_31_28 FM(AVB0_TXC) FM(AVB0_MII_TXC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP2SR7 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP2SR7_3_0 FM(AVB0_TX_CTL) FM(AVB0_MII_TX_EN) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR7_7_4 FM(AVB0_RD1) FM(AVB0_MII_RD1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR7_11_8 FM(AVB0_RD0) FM(AVB0_MII_RD0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR7_15_12 FM(AVB0_RXC) FM(AVB0_MII_RXC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP2SR7_19_16 FM(AVB0_RX_CTL) FM(AVB0_MII_RX_DV) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* SR8 */ |
| /* IP0SR8 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP0SR8_3_0 FM(SCL0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR8_7_4 FM(SDA0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR8_11_8 FM(SCL1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR8_15_12 FM(SDA1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR8_19_16 FM(SCL2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR8_23_20 FM(SDA2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR8_27_24 FM(SCL3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP0SR8_31_28 FM(SDA3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| /* IP1SR8 */ /* 0 */ /* 1 */ /* 2 */ /* 3 4 5 6 7 8 9 A B C D E F */ |
| #define IP1SR8_3_0 FM(SCL4) FM(HRX2) FM(SCK4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR8_7_4 FM(SDA4) FM(HTX2) FM(CTS4_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR8_11_8 FM(SCL5) FM(HRTS2_N) FM(RTS4_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR8_15_12 FM(SDA5) FM(SCIF_CLK2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR8_19_16 F_(0, 0) FM(HCTS2_N) FM(TX4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| #define IP1SR8_23_20 F_(0, 0) FM(HSCK2) FM(RX4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) |
| |
| #define PINMUX_GPSR \ |
| GPSR3_29 \ |
| GPSR1_28 GPSR3_28 \ |
| GPSR1_27 GPSR3_27 \ |
| GPSR1_26 GPSR3_26 \ |
| GPSR1_25 GPSR3_25 \ |
| GPSR1_24 GPSR3_24 GPSR4_24 \ |
| GPSR1_23 GPSR3_23 GPSR4_23 \ |
| GPSR1_22 GPSR3_22 GPSR4_22 \ |
| GPSR1_21 GPSR3_21 GPSR4_21 \ |
| GPSR1_20 GPSR3_20 GPSR4_20 GPSR5_20 GPSR6_20 GPSR7_20 \ |
| GPSR1_19 GPSR2_19 GPSR3_19 GPSR4_19 GPSR5_19 GPSR6_19 GPSR7_19 \ |
| GPSR0_18 GPSR1_18 GPSR2_18 GPSR3_18 GPSR4_18 GPSR5_18 GPSR6_18 GPSR7_18 \ |
| GPSR0_17 GPSR1_17 GPSR2_17 GPSR3_17 GPSR4_17 GPSR5_17 GPSR6_17 GPSR7_17 \ |
| GPSR0_16 GPSR1_16 GPSR2_16 GPSR3_16 GPSR4_16 GPSR5_16 GPSR6_16 GPSR7_16 \ |
| GPSR0_15 GPSR1_15 GPSR2_15 GPSR3_15 GPSR4_15 GPSR5_15 GPSR6_15 GPSR7_15 \ |
| GPSR0_14 GPSR1_14 GPSR2_14 GPSR3_14 GPSR4_14 GPSR5_14 GPSR6_14 GPSR7_14 \ |
| GPSR0_13 GPSR1_13 GPSR2_13 GPSR3_13 GPSR4_13 GPSR5_13 GPSR6_13 GPSR7_13 GPSR8_13 \ |
| GPSR0_12 GPSR1_12 GPSR2_12 GPSR3_12 GPSR4_12 GPSR5_12 GPSR6_12 GPSR7_12 GPSR8_12 \ |
| GPSR0_11 GPSR1_11 GPSR2_11 GPSR3_11 GPSR4_11 GPSR5_11 GPSR6_11 GPSR7_11 GPSR8_11 \ |
| GPSR0_10 GPSR1_10 GPSR2_10 GPSR3_10 GPSR4_10 GPSR5_10 GPSR6_10 GPSR7_10 GPSR8_10 \ |
| GPSR0_9 GPSR1_9 GPSR2_9 GPSR3_9 GPSR4_9 GPSR5_9 GPSR6_9 GPSR7_9 GPSR8_9 \ |
| GPSR0_8 GPSR1_8 GPSR2_8 GPSR3_8 GPSR4_8 GPSR5_8 GPSR6_8 GPSR7_8 GPSR8_8 \ |
| GPSR0_7 GPSR1_7 GPSR2_7 GPSR3_7 GPSR4_7 GPSR5_7 GPSR6_7 GPSR7_7 GPSR8_7 \ |
| GPSR0_6 GPSR1_6 GPSR2_6 GPSR3_6 GPSR4_6 GPSR5_6 GPSR6_6 GPSR7_6 GPSR8_6 \ |
| GPSR0_5 GPSR1_5 GPSR2_5 GPSR3_5 GPSR4_5 GPSR5_5 GPSR6_5 GPSR7_5 GPSR8_5 \ |
| GPSR0_4 GPSR1_4 GPSR2_4 GPSR3_4 GPSR4_4 GPSR5_4 GPSR6_4 GPSR7_4 GPSR8_4 \ |
| GPSR0_3 GPSR1_3 GPSR2_3 GPSR3_3 GPSR4_3 GPSR5_3 GPSR6_3 GPSR7_3 GPSR8_3 \ |
| GPSR0_2 GPSR1_2 GPSR2_2 GPSR3_2 GPSR4_2 GPSR5_2 GPSR6_2 GPSR7_2 GPSR8_2 \ |
| GPSR0_1 GPSR1_1 GPSR2_1 GPSR3_1 GPSR4_1 GPSR5_1 GPSR6_1 GPSR7_1 GPSR8_1 \ |
| GPSR0_0 GPSR1_0 GPSR2_0 GPSR3_0 GPSR4_0 GPSR5_0 GPSR6_0 GPSR7_0 GPSR8_0 |
| |
| #define PINMUX_IPSR \ |
| \ |
| FM(IP0SR0_3_0) IP0SR0_3_0 FM(IP1SR0_3_0) IP1SR0_3_0 FM(IP2SR0_3_0) IP2SR0_3_0 \ |
| FM(IP0SR0_7_4) IP0SR0_7_4 FM(IP1SR0_7_4) IP1SR0_7_4 FM(IP2SR0_7_4) IP2SR0_7_4 \ |
| FM(IP0SR0_11_8) IP0SR0_11_8 FM(IP1SR0_11_8) IP1SR0_11_8 FM(IP2SR0_11_8) IP2SR0_11_8 \ |
| FM(IP0SR0_15_12) IP0SR0_15_12 FM(IP1SR0_15_12) IP1SR0_15_12 \ |
| FM(IP0SR0_19_16) IP0SR0_19_16 FM(IP1SR0_19_16) IP1SR0_19_16 \ |
| FM(IP0SR0_23_20) IP0SR0_23_20 FM(IP1SR0_23_20) IP1SR0_23_20 \ |
| FM(IP0SR0_27_24) IP0SR0_27_24 FM(IP1SR0_27_24) IP1SR0_27_24 \ |
| FM(IP0SR0_31_28) IP0SR0_31_28 FM(IP1SR0_31_28) IP1SR0_31_28 \ |
| \ |
| FM(IP0SR1_3_0) IP0SR1_3_0 FM(IP1SR1_3_0) IP1SR1_3_0 FM(IP2SR1_3_0) IP2SR1_3_0 FM(IP3SR1_3_0) IP3SR1_3_0 \ |
| FM(IP0SR1_7_4) IP0SR1_7_4 FM(IP1SR1_7_4) IP1SR1_7_4 FM(IP2SR1_7_4) IP2SR1_7_4 FM(IP3SR1_7_4) IP3SR1_7_4 \ |
| FM(IP0SR1_11_8) IP0SR1_11_8 FM(IP1SR1_11_8) IP1SR1_11_8 FM(IP2SR1_11_8) IP2SR1_11_8 FM(IP3SR1_11_8) IP3SR1_11_8 \ |
| FM(IP0SR1_15_12) IP0SR1_15_12 FM(IP1SR1_15_12) IP1SR1_15_12 FM(IP2SR1_15_12) IP2SR1_15_12 FM(IP3SR1_15_12) IP3SR1_15_12 \ |
| FM(IP0SR1_19_16) IP0SR1_19_16 FM(IP1SR1_19_16) IP1SR1_19_16 FM(IP2SR1_19_16) IP2SR1_19_16 FM(IP3SR1_19_16) IP3SR1_19_16 \ |
| FM(IP0SR1_23_20) IP0SR1_23_20 FM(IP1SR1_23_20) IP1SR1_23_20 FM(IP2SR1_23_20) IP2SR1_23_20 \ |
| FM(IP0SR1_27_24) IP0SR1_27_24 FM(IP1SR1_27_24) IP1SR1_27_24 FM(IP2SR1_27_24) IP2SR1_27_24 \ |
| FM(IP0SR1_31_28) IP0SR1_31_28 FM(IP1SR1_31_28) IP1SR1_31_28 FM(IP2SR1_31_28) IP2SR1_31_28 \ |
| \ |
| FM(IP0SR2_3_0) IP0SR2_3_0 FM(IP1SR2_3_0) IP1SR2_3_0 FM(IP2SR2_3_0) IP2SR2_3_0 \ |
| FM(IP0SR2_7_4) IP0SR2_7_4 FM(IP1SR2_7_4) IP1SR2_7_4 FM(IP2SR2_7_4) IP2SR2_7_4 \ |
| FM(IP0SR2_11_8) IP0SR2_11_8 FM(IP1SR2_11_8) IP1SR2_11_8 FM(IP2SR2_11_8) IP2SR2_11_8 \ |
| FM(IP0SR2_15_12) IP0SR2_15_12 FM(IP1SR2_15_12) IP1SR2_15_12 FM(IP2SR2_15_12) IP2SR2_15_12 \ |
| FM(IP0SR2_19_16) IP0SR2_19_16 FM(IP1SR2_19_16) IP1SR2_19_16 \ |
| FM(IP0SR2_23_20) IP0SR2_23_20 FM(IP1SR2_23_20) IP1SR2_23_20 \ |
| FM(IP0SR2_27_24) IP0SR2_27_24 FM(IP1SR2_27_24) IP1SR2_27_24 \ |
| FM(IP0SR2_31_28) IP0SR2_31_28 FM(IP1SR2_31_28) IP1SR2_31_28 \ |
| \ |
| FM(IP0SR3_3_0) IP0SR3_3_0 FM(IP1SR3_3_0) IP1SR3_3_0 FM(IP2SR3_3_0) IP2SR3_3_0 FM(IP3SR3_3_0) IP3SR3_3_0 \ |
| FM(IP0SR3_7_4) IP0SR3_7_4 FM(IP1SR3_7_4) IP1SR3_7_4 FM(IP2SR3_7_4) IP2SR3_7_4 FM(IP3SR3_7_4) IP3SR3_7_4 \ |
| FM(IP0SR3_11_8) IP0SR3_11_8 FM(IP1SR3_11_8) IP1SR3_11_8 FM(IP2SR3_11_8) IP2SR3_11_8 FM(IP3SR3_11_8) IP3SR3_11_8 \ |
| FM(IP0SR3_15_12) IP0SR3_15_12 FM(IP1SR3_15_12) IP1SR3_15_12 FM(IP2SR3_15_12) IP2SR3_15_12 FM(IP3SR3_15_12) IP3SR3_15_12 \ |
| FM(IP0SR3_19_16) IP0SR3_19_16 FM(IP1SR3_19_16) IP1SR3_19_16 FM(IP2SR3_19_16) IP2SR3_19_16 FM(IP3SR3_19_16) IP3SR3_19_16 \ |
| FM(IP0SR3_23_20) IP0SR3_23_20 FM(IP1SR3_23_20) IP1SR3_23_20 FM(IP2SR3_23_20) IP2SR3_23_20 FM(IP3SR3_23_20) IP3SR3_23_20 \ |
| FM(IP0SR3_27_24) IP0SR3_27_24 FM(IP1SR3_27_24) IP1SR3_27_24 FM(IP2SR3_27_24) IP2SR3_27_24 \ |
| FM(IP0SR3_31_28) IP0SR3_31_28 FM(IP1SR3_31_28) IP1SR3_31_28 FM(IP2SR3_31_28) IP2SR3_31_28 \ |
| \ |
| FM(IP0SR4_3_0) IP0SR4_3_0 FM(IP1SR4_3_0) IP1SR4_3_0 FM(IP2SR4_3_0) IP2SR4_3_0 FM(IP3SR4_3_0) IP3SR4_3_0 \ |
| FM(IP0SR4_7_4) IP0SR4_7_4 FM(IP1SR4_7_4) IP1SR4_7_4 FM(IP2SR4_7_4) IP2SR4_7_4 \ |
| FM(IP0SR4_11_8) IP0SR4_11_8 FM(IP1SR4_11_8) IP1SR4_11_8 FM(IP2SR4_11_8) IP2SR4_11_8 \ |
| FM(IP0SR4_15_12) IP0SR4_15_12 FM(IP1SR4_15_12) IP1SR4_15_12 FM(IP2SR4_15_12) IP2SR4_15_12 \ |
| FM(IP0SR4_19_16) IP0SR4_19_16 FM(IP1SR4_19_16) IP1SR4_19_16 FM(IP2SR4_19_16) IP2SR4_19_16 \ |
| FM(IP0SR4_23_20) IP0SR4_23_20 FM(IP1SR4_23_20) IP1SR4_23_20 FM(IP2SR4_23_20) IP2SR4_23_20 \ |
| FM(IP0SR4_27_24) IP0SR4_27_24 FM(IP1SR4_27_24) IP1SR4_27_24 FM(IP2SR4_27_24) IP2SR4_27_24 \ |
| FM(IP0SR4_31_28) IP0SR4_31_28 FM(IP1SR4_31_28) IP1SR4_31_28 FM(IP2SR4_31_28) IP2SR4_31_28 \ |
| \ |
| FM(IP0SR5_3_0) IP0SR5_3_0 FM(IP1SR5_3_0) IP1SR5_3_0 FM(IP2SR5_3_0) IP2SR5_3_0 \ |
| FM(IP0SR5_7_4) IP0SR5_7_4 FM(IP1SR5_7_4) IP1SR5_7_4 FM(IP2SR5_7_4) IP2SR5_7_4 \ |
| FM(IP0SR5_11_8) IP0SR5_11_8 FM(IP1SR5_11_8) IP1SR5_11_8 FM(IP2SR5_11_8) IP2SR5_11_8 \ |
| FM(IP0SR5_15_12) IP0SR5_15_12 FM(IP1SR5_15_12) IP1SR5_15_12 FM(IP2SR5_15_12) IP2SR5_15_12 \ |
| FM(IP0SR5_19_16) IP0SR5_19_16 FM(IP1SR5_19_16) IP1SR5_19_16 FM(IP2SR5_19_16) IP2SR5_19_16 \ |
| FM(IP0SR5_23_20) IP0SR5_23_20 FM(IP1SR5_23_20) IP1SR5_23_20 \ |
| FM(IP0SR5_27_24) IP0SR5_27_24 FM(IP1SR5_27_24) IP1SR5_27_24 \ |
| FM(IP0SR5_31_28) IP0SR5_31_28 FM(IP1SR5_31_28) IP1SR5_31_28 \ |
| \ |
| FM(IP0SR6_3_0) IP0SR6_3_0 FM(IP1SR6_3_0) IP1SR6_3_0 FM(IP2SR6_3_0) IP2SR6_3_0 \ |
| FM(IP0SR6_7_4) IP0SR6_7_4 FM(IP1SR6_7_4) IP1SR6_7_4 FM(IP2SR6_7_4) IP2SR6_7_4 \ |
| FM(IP0SR6_11_8) IP0SR6_11_8 FM(IP1SR6_11_8) IP1SR6_11_8 FM(IP2SR6_11_8) IP2SR6_11_8 \ |
| FM(IP0SR6_15_12) IP0SR6_15_12 FM(IP1SR6_15_12) IP1SR6_15_12 FM(IP2SR6_15_12) IP2SR6_15_12 \ |
| FM(IP0SR6_19_16) IP0SR6_19_16 FM(IP1SR6_19_16) IP1SR6_19_16 FM(IP2SR6_19_16) IP2SR6_19_16 \ |
| FM(IP0SR6_23_20) IP0SR6_23_20 FM(IP1SR6_23_20) IP1SR6_23_20 \ |
| FM(IP0SR6_27_24) IP0SR6_27_24 FM(IP1SR6_27_24) IP1SR6_27_24 \ |
| FM(IP0SR6_31_28) IP0SR6_31_28 FM(IP1SR6_31_28) IP1SR6_31_28 \ |
| \ |
| FM(IP0SR7_3_0) IP0SR7_3_0 FM(IP1SR7_3_0) IP1SR7_3_0 FM(IP2SR7_3_0) IP2SR7_3_0 \ |
| FM(IP0SR7_7_4) IP0SR7_7_4 FM(IP1SR7_7_4) IP1SR7_7_4 FM(IP2SR7_7_4) IP2SR7_7_4 \ |
| FM(IP0SR7_11_8) IP0SR7_11_8 FM(IP1SR7_11_8) IP1SR7_11_8 FM(IP2SR7_11_8) IP2SR7_11_8 \ |
| FM(IP0SR7_15_12) IP0SR7_15_12 FM(IP1SR7_15_12) IP1SR7_15_12 FM(IP2SR7_15_12) IP2SR7_15_12 \ |
| FM(IP0SR7_19_16) IP0SR7_19_16 FM(IP1SR7_19_16) IP1SR7_19_16 FM(IP2SR7_19_16) IP2SR7_19_16 \ |
| FM(IP0SR7_23_20) IP0SR7_23_20 FM(IP1SR7_23_20) IP1SR7_23_20 \ |
| FM(IP0SR7_27_24) IP0SR7_27_24 FM(IP1SR7_27_24) IP1SR7_27_24 \ |
| FM(IP0SR7_31_28) IP0SR7_31_28 FM(IP1SR7_31_28) IP1SR7_31_28 \ |
| \ |
| FM(IP0SR8_3_0) IP0SR8_3_0 FM(IP1SR8_3_0) IP1SR8_3_0 \ |
| FM(IP0SR8_7_4) IP0SR8_7_4 FM(IP1SR8_7_4) IP1SR8_7_4 \ |
| FM(IP0SR8_11_8) IP0SR8_11_8 FM(IP1SR8_11_8) IP1SR8_11_8 \ |
| FM(IP0SR8_15_12) IP0SR8_15_12 FM(IP1SR8_15_12) IP1SR8_15_12 \ |
| FM(IP0SR8_19_16) IP0SR8_19_16 FM(IP1SR8_19_16) IP1SR8_19_16 \ |
| FM(IP0SR8_23_20) IP0SR8_23_20 FM(IP1SR8_23_20) IP1SR8_23_20 \ |
| FM(IP0SR8_27_24) IP0SR8_27_24 \ |
| FM(IP0SR8_31_28) IP0SR8_31_28 |
| |
| /* MOD_SEL8 */ /* 0 */ /* 1 */ |
| #define MOD_SEL8_11 FM(SEL_SDA5_0) FM(SEL_SDA5_1) |
| #define MOD_SEL8_10 FM(SEL_SCL5_0) FM(SEL_SCL5_1) |
| #define MOD_SEL8_9 FM(SEL_SDA4_0) FM(SEL_SDA4_1) |
| #define MOD_SEL8_8 FM(SEL_SCL4_0) FM(SEL_SCL4_1) |
| #define MOD_SEL8_7 FM(SEL_SDA3_0) FM(SEL_SDA3_1) |
| #define MOD_SEL8_6 FM(SEL_SCL3_0) FM(SEL_SCL3_1) |
| #define MOD_SEL8_5 FM(SEL_SDA2_0) FM(SEL_SDA2_1) |
| #define MOD_SEL8_4 FM(SEL_SCL2_0) FM(SEL_SCL2_1) |
| #define MOD_SEL8_3 FM(SEL_SDA1_0) FM(SEL_SDA1_1) |
| #define MOD_SEL8_2 FM(SEL_SCL1_0) FM(SEL_SCL1_1) |
| #define MOD_SEL8_1 FM(SEL_SDA0_0) FM(SEL_SDA0_1) |
| #define MOD_SEL8_0 FM(SEL_SCL0_0) FM(SEL_SCL0_1) |
| |
| #define PINMUX_MOD_SELS \ |
| \ |
| MOD_SEL8_11 \ |
| MOD_SEL8_10 \ |
| MOD_SEL8_9 \ |
| MOD_SEL8_8 \ |
| MOD_SEL8_7 \ |
| MOD_SEL8_6 \ |
| MOD_SEL8_5 \ |
| MOD_SEL8_4 \ |
| MOD_SEL8_3 \ |
| MOD_SEL8_2 \ |
| MOD_SEL8_1 \ |
| MOD_SEL8_0 |
| |
| enum { |
| PINMUX_RESERVED = 0, |
| |
| PINMUX_DATA_BEGIN, |
| GP_ALL(DATA), |
| PINMUX_DATA_END, |
| |
| #define F_(x, y) |
| #define FM(x) FN_##x, |
| PINMUX_FUNCTION_BEGIN, |
| GP_ALL(FN), |
| PINMUX_GPSR |
| PINMUX_IPSR |
| PINMUX_MOD_SELS |
| PINMUX_FUNCTION_END, |
| #undef F_ |
| #undef FM |
| |
| #define F_(x, y) |
| #define FM(x) x##_MARK, |
| PINMUX_MARK_BEGIN, |
| PINMUX_GPSR |
| PINMUX_IPSR |
| PINMUX_MOD_SELS |
| PINMUX_MARK_END, |
| #undef F_ |
| #undef FM |
| }; |
| |
| static const u16 pinmux_data[] = { |
| PINMUX_DATA_GP_ALL(), |
| |
| /* IP0SR0 */ |
| PINMUX_IPSR_GPSR(IP0SR0_3_0, ERROROUTC_N_B), |
| PINMUX_IPSR_GPSR(IP0SR0_3_0, TCLK2_A), |
| |
| PINMUX_IPSR_GPSR(IP0SR0_7_4, MSIOF3_SS1), |
| |
| PINMUX_IPSR_GPSR(IP0SR0_11_8, MSIOF3_SS2), |
| |
| PINMUX_IPSR_GPSR(IP0SR0_15_12, IRQ3), |
| PINMUX_IPSR_GPSR(IP0SR0_15_12, MSIOF3_SCK), |
| |
| PINMUX_IPSR_GPSR(IP0SR0_19_16, IRQ2), |
| PINMUX_IPSR_GPSR(IP0SR0_19_16, MSIOF3_TXD), |
| |
| PINMUX_IPSR_GPSR(IP0SR0_23_20, IRQ1), |
| PINMUX_IPSR_GPSR(IP0SR0_23_20, MSIOF3_RXD), |
| |
| PINMUX_IPSR_GPSR(IP0SR0_27_24, IRQ0), |
| PINMUX_IPSR_GPSR(IP0SR0_27_24, MSIOF3_SYNC), |
| |
| PINMUX_IPSR_GPSR(IP0SR0_31_28, MSIOF5_SS2), |
| |
| /* IP1SR0 */ |
| PINMUX_IPSR_GPSR(IP1SR0_3_0, MSIOF5_SS1), |
| |
| PINMUX_IPSR_GPSR(IP1SR0_7_4, MSIOF5_SYNC), |
| |
| PINMUX_IPSR_GPSR(IP1SR0_11_8, MSIOF5_TXD), |
| |
| PINMUX_IPSR_GPSR(IP1SR0_15_12, MSIOF5_SCK), |
| |
| PINMUX_IPSR_GPSR(IP1SR0_19_16, MSIOF5_RXD), |
| |
| PINMUX_IPSR_GPSR(IP1SR0_23_20, MSIOF2_SS2), |
| PINMUX_IPSR_GPSR(IP1SR0_23_20, TCLK1), |
| PINMUX_IPSR_GPSR(IP1SR0_23_20, IRQ2_A), |
| |
| PINMUX_IPSR_GPSR(IP1SR0_27_24, MSIOF2_SS1), |
| PINMUX_IPSR_GPSR(IP1SR0_27_24, HTX1), |
| PINMUX_IPSR_GPSR(IP1SR0_27_24, TX1), |
| |
| PINMUX_IPSR_GPSR(IP1SR0_31_28, MSIOF2_SYNC), |
| PINMUX_IPSR_GPSR(IP1SR0_31_28, HRX1), |
| PINMUX_IPSR_GPSR(IP1SR0_31_28, RX1), |
| |
| /* IP2SR0 */ |
| PINMUX_IPSR_GPSR(IP2SR0_3_0, MSIOF2_TXD), |
| PINMUX_IPSR_GPSR(IP2SR0_3_0, HCTS1_N), |
| PINMUX_IPSR_GPSR(IP2SR0_3_0, CTS1_N), |
| |
| PINMUX_IPSR_GPSR(IP2SR0_7_4, MSIOF2_SCK), |
| PINMUX_IPSR_GPSR(IP2SR0_7_4, HRTS1_N), |
| PINMUX_IPSR_GPSR(IP2SR0_7_4, RTS1_N), |
| |
| PINMUX_IPSR_GPSR(IP2SR0_11_8, MSIOF2_RXD), |
| PINMUX_IPSR_GPSR(IP2SR0_11_8, HSCK1), |
| PINMUX_IPSR_GPSR(IP2SR0_11_8, SCK1), |
| |
| /* IP0SR1 */ |
| PINMUX_IPSR_GPSR(IP0SR1_3_0, MSIOF1_SS2), |
| PINMUX_IPSR_GPSR(IP0SR1_3_0, HTX3_A), |
| PINMUX_IPSR_GPSR(IP0SR1_3_0, TX3), |
| |
| PINMUX_IPSR_GPSR(IP0SR1_7_4, MSIOF1_SS1), |
| PINMUX_IPSR_GPSR(IP0SR1_7_4, HCTS3_N_A), |
| PINMUX_IPSR_GPSR(IP0SR1_7_4, RX3), |
| |
| PINMUX_IPSR_GPSR(IP0SR1_11_8, MSIOF1_SYNC), |
| PINMUX_IPSR_GPSR(IP0SR1_11_8, HRTS3_N_A), |
| PINMUX_IPSR_GPSR(IP0SR1_11_8, RTS3_N), |
| |
| PINMUX_IPSR_GPSR(IP0SR1_15_12, MSIOF1_SCK), |
| PINMUX_IPSR_GPSR(IP0SR1_15_12, HSCK3_A), |
| PINMUX_IPSR_GPSR(IP0SR1_15_12, CTS3_N), |
| |
| PINMUX_IPSR_GPSR(IP0SR1_19_16, MSIOF1_TXD), |
| PINMUX_IPSR_GPSR(IP0SR1_19_16, HRX3_A), |
| PINMUX_IPSR_GPSR(IP0SR1_19_16, SCK3), |
| |
| PINMUX_IPSR_GPSR(IP0SR1_23_20, MSIOF1_RXD), |
| |
| PINMUX_IPSR_GPSR(IP0SR1_27_24, MSIOF0_SS2), |
| PINMUX_IPSR_GPSR(IP0SR1_27_24, HTX1_X), |
| PINMUX_IPSR_GPSR(IP0SR1_27_24, TX1_X), |
| |
| PINMUX_IPSR_GPSR(IP0SR1_31_28, MSIOF0_SS1), |
| PINMUX_IPSR_GPSR(IP0SR1_31_28, HRX1_X), |
| PINMUX_IPSR_GPSR(IP0SR1_31_28, RX1_X), |
| |
| /* IP1SR1 */ |
| PINMUX_IPSR_GPSR(IP1SR1_3_0, MSIOF0_SYNC), |
| PINMUX_IPSR_GPSR(IP1SR1_3_0, HCTS1_N_X), |
| PINMUX_IPSR_GPSR(IP1SR1_3_0, CTS1_N_X), |
| PINMUX_IPSR_GPSR(IP1SR1_3_0, CANFD5_TX_B), |
| |
| PINMUX_IPSR_GPSR(IP1SR1_7_4, MSIOF0_TXD), |
| PINMUX_IPSR_GPSR(IP1SR1_7_4, HRTS1_N_X), |
| PINMUX_IPSR_GPSR(IP1SR1_7_4, RTS1_N_X), |
| PINMUX_IPSR_GPSR(IP1SR1_7_4, CANFD5_RX_B), |
| |
| PINMUX_IPSR_GPSR(IP1SR1_11_8, MSIOF0_SCK), |
| PINMUX_IPSR_GPSR(IP1SR1_11_8, HSCK1_X), |
| PINMUX_IPSR_GPSR(IP1SR1_11_8, SCK1_X), |
| |
| PINMUX_IPSR_GPSR(IP1SR1_15_12, MSIOF0_RXD), |
| |
| PINMUX_IPSR_GPSR(IP1SR1_19_16, HTX0), |
| PINMUX_IPSR_GPSR(IP1SR1_19_16, TX0), |
| |
| PINMUX_IPSR_GPSR(IP1SR1_23_20, HCTS0_N), |
| PINMUX_IPSR_GPSR(IP1SR1_23_20, CTS0_N), |
| PINMUX_IPSR_GPSR(IP1SR1_23_20, PWM8_A), |
| |
| PINMUX_IPSR_GPSR(IP1SR1_27_24, HRTS0_N), |
| PINMUX_IPSR_GPSR(IP1SR1_27_24, RTS0_N), |
| PINMUX_IPSR_GPSR(IP1SR1_27_24, PWM9_A), |
| |
| PINMUX_IPSR_GPSR(IP1SR1_31_28, HSCK0), |
| PINMUX_IPSR_GPSR(IP1SR1_31_28, SCK0), |
| PINMUX_IPSR_GPSR(IP1SR1_31_28, PWM0_A), |
| |
| /* IP2SR1 */ |
| PINMUX_IPSR_GPSR(IP2SR1_3_0, HRX0), |
| PINMUX_IPSR_GPSR(IP2SR1_3_0, RX0), |
| |
| PINMUX_IPSR_GPSR(IP2SR1_7_4, SCIF_CLK), |
| PINMUX_IPSR_GPSR(IP2SR1_7_4, IRQ4_A), |
| |
| PINMUX_IPSR_GPSR(IP2SR1_11_8, SSI_SCK), |
| PINMUX_IPSR_GPSR(IP2SR1_11_8, TCLK3), |
| |
| PINMUX_IPSR_GPSR(IP2SR1_15_12, SSI_WS), |
| PINMUX_IPSR_GPSR(IP2SR1_15_12, TCLK4), |
| |
| PINMUX_IPSR_GPSR(IP2SR1_19_16, SSI_SD), |
| PINMUX_IPSR_GPSR(IP2SR1_19_16, IRQ0_A), |
| |
| PINMUX_IPSR_GPSR(IP2SR1_23_20, AUDIO_CLKOUT), |
| PINMUX_IPSR_GPSR(IP2SR1_23_20, IRQ1_A), |
| |
| PINMUX_IPSR_GPSR(IP2SR1_27_24, AUDIO_CLKIN), |
| PINMUX_IPSR_GPSR(IP2SR1_27_24, PWM3_A), |
| |
| PINMUX_IPSR_GPSR(IP2SR1_31_28, TCLK2), |
| PINMUX_IPSR_GPSR(IP2SR1_31_28, MSIOF4_SS1), |
| PINMUX_IPSR_GPSR(IP2SR1_31_28, IRQ3_B), |
| |
| /* IP3SR1 */ |
| PINMUX_IPSR_GPSR(IP3SR1_3_0, HRX3), |
| PINMUX_IPSR_GPSR(IP3SR1_3_0, SCK3_A), |
| PINMUX_IPSR_GPSR(IP3SR1_3_0, MSIOF4_SS2), |
| |
| PINMUX_IPSR_GPSR(IP3SR1_7_4, HSCK3), |
| PINMUX_IPSR_GPSR(IP3SR1_7_4, CTS3_N_A), |
| PINMUX_IPSR_GPSR(IP3SR1_7_4, MSIOF4_SCK), |
| PINMUX_IPSR_GPSR(IP3SR1_7_4, TPU0TO0_A), |
| |
| PINMUX_IPSR_GPSR(IP3SR1_11_8, HRTS3_N), |
| PINMUX_IPSR_GPSR(IP3SR1_11_8, RTS3_N_A), |
| PINMUX_IPSR_GPSR(IP3SR1_11_8, MSIOF4_TXD), |
| PINMUX_IPSR_GPSR(IP3SR1_11_8, TPU0TO1_A), |
| |
| PINMUX_IPSR_GPSR(IP3SR1_15_12, HCTS3_N), |
| PINMUX_IPSR_GPSR(IP3SR1_15_12, RX3_A), |
| PINMUX_IPSR_GPSR(IP3SR1_15_12, MSIOF4_RXD), |
| |
| PINMUX_IPSR_GPSR(IP3SR1_19_16, HTX3), |
| PINMUX_IPSR_GPSR(IP3SR1_19_16, TX3_A), |
| PINMUX_IPSR_GPSR(IP3SR1_19_16, MSIOF4_SYNC), |
| |
| /* IP0SR2 */ |
| PINMUX_IPSR_GPSR(IP0SR2_3_0, FXR_TXDA), |
| PINMUX_IPSR_GPSR(IP0SR2_3_0, CANFD1_TX), |
| PINMUX_IPSR_GPSR(IP0SR2_3_0, TPU0TO2_A), |
| |
| PINMUX_IPSR_GPSR(IP0SR2_7_4, FXR_TXENA_N), |
| PINMUX_IPSR_GPSR(IP0SR2_7_4, CANFD1_RX), |
| PINMUX_IPSR_GPSR(IP0SR2_7_4, TPU0TO3_A), |
| |
| PINMUX_IPSR_GPSR(IP0SR2_11_8, RXDA_EXTFXR), |
| PINMUX_IPSR_GPSR(IP0SR2_11_8, CANFD5_TX), |
| PINMUX_IPSR_GPSR(IP0SR2_11_8, IRQ5), |
| |
| PINMUX_IPSR_GPSR(IP0SR2_15_12, CLK_EXTFXR), |
| PINMUX_IPSR_GPSR(IP0SR2_15_12, CANFD5_RX), |
| PINMUX_IPSR_GPSR(IP0SR2_15_12, IRQ4_B), |
| |
| PINMUX_IPSR_GPSR(IP0SR2_19_16, RXDB_EXTFXR), |
| |
| PINMUX_IPSR_GPSR(IP0SR2_23_20, FXR_TXENB_N), |
| |
| PINMUX_IPSR_GPSR(IP0SR2_27_24, FXR_TXDB), |
| |
| PINMUX_IPSR_GPSR(IP0SR2_31_28, TPU0TO1), |
| PINMUX_IPSR_GPSR(IP0SR2_31_28, CANFD6_TX), |
| PINMUX_IPSR_GPSR(IP0SR2_31_28, TCLK2_B), |
| |
| /* IP1SR2 */ |
| PINMUX_IPSR_GPSR(IP1SR2_3_0, TPU0TO0), |
| PINMUX_IPSR_GPSR(IP1SR2_3_0, CANFD6_RX), |
| PINMUX_IPSR_GPSR(IP1SR2_3_0, TCLK1_A), |
| |
| PINMUX_IPSR_GPSR(IP1SR2_7_4, CAN_CLK), |
| PINMUX_IPSR_GPSR(IP1SR2_7_4, FXR_TXENA_N_X), |
| |
| PINMUX_IPSR_GPSR(IP1SR2_11_8, CANFD0_TX), |
| PINMUX_IPSR_GPSR(IP1SR2_11_8, FXR_TXENB_N_X), |
| |
| PINMUX_IPSR_GPSR(IP1SR2_15_12, CANFD0_RX), |
| PINMUX_IPSR_GPSR(IP1SR2_15_12, STPWT_EXTFXR), |
| |
| PINMUX_IPSR_GPSR(IP1SR2_19_16, CANFD2_TX), |
| PINMUX_IPSR_GPSR(IP1SR2_19_16, TPU0TO2), |
| PINMUX_IPSR_GPSR(IP1SR2_19_16, TCLK3_A), |
| |
| PINMUX_IPSR_GPSR(IP1SR2_23_20, CANFD2_RX), |
| PINMUX_IPSR_GPSR(IP1SR2_23_20, TPU0TO3), |
| PINMUX_IPSR_GPSR(IP1SR2_23_20, PWM1_B), |
| PINMUX_IPSR_GPSR(IP1SR2_23_20, TCLK4_A), |
| |
| PINMUX_IPSR_GPSR(IP1SR2_27_24, CANFD3_TX), |
| PINMUX_IPSR_GPSR(IP1SR2_27_24, PWM2_B), |
| |
| PINMUX_IPSR_GPSR(IP1SR2_31_28, CANFD3_RX), |
| PINMUX_IPSR_GPSR(IP1SR2_31_28, PWM3_B), |
| |
| /* IP2SR2 */ |
| PINMUX_IPSR_GPSR(IP2SR2_3_0, CANFD4_TX), |
| PINMUX_IPSR_GPSR(IP2SR2_3_0, PWM4), |
| |
| PINMUX_IPSR_GPSR(IP2SR2_7_4, CANFD4_RX), |
| PINMUX_IPSR_GPSR(IP2SR2_7_4, PWM5), |
| |
| PINMUX_IPSR_GPSR(IP2SR2_11_8, CANFD7_TX), |
| PINMUX_IPSR_GPSR(IP2SR2_11_8, PWM6), |
| |
| PINMUX_IPSR_GPSR(IP2SR2_15_12, CANFD7_RX), |
| PINMUX_IPSR_GPSR(IP2SR2_15_12, PWM7), |
| |
| /* IP0SR3 */ |
| PINMUX_IPSR_GPSR(IP0SR3_3_0, MMC_SD_D1), |
| PINMUX_IPSR_GPSR(IP0SR3_7_4, MMC_SD_D0), |
| PINMUX_IPSR_GPSR(IP0SR3_11_8, MMC_SD_D2), |
| PINMUX_IPSR_GPSR(IP0SR3_15_12, MMC_SD_CLK), |
| PINMUX_IPSR_GPSR(IP0SR3_19_16, MMC_DS), |
| PINMUX_IPSR_GPSR(IP0SR3_23_20, MMC_SD_D3), |
| PINMUX_IPSR_GPSR(IP0SR3_27_24, MMC_D5), |
| PINMUX_IPSR_GPSR(IP0SR3_31_28, MMC_D4), |
| |
| /* IP1SR3 */ |
| PINMUX_IPSR_GPSR(IP1SR3_3_0, MMC_D7), |
| |
| PINMUX_IPSR_GPSR(IP1SR3_7_4, MMC_D6), |
| |
| PINMUX_IPSR_GPSR(IP1SR3_11_8, MMC_SD_CMD), |
| |
| PINMUX_IPSR_GPSR(IP1SR3_15_12, SD_CD), |
| |
| PINMUX_IPSR_GPSR(IP1SR3_19_16, SD_WP), |
| |
| PINMUX_IPSR_GPSR(IP1SR3_23_20, IPC_CLKIN), |
| PINMUX_IPSR_GPSR(IP1SR3_23_20, IPC_CLKEN_IN), |
| PINMUX_IPSR_GPSR(IP1SR3_23_20, PWM1_A), |
| PINMUX_IPSR_GPSR(IP1SR3_23_20, TCLK3_X), |
| |
| PINMUX_IPSR_GPSR(IP1SR3_27_24, IPC_CLKOUT), |
| PINMUX_IPSR_GPSR(IP1SR3_27_24, IPC_CLKEN_OUT), |
| PINMUX_IPSR_GPSR(IP1SR3_27_24, ERROROUTC_N_A), |
| PINMUX_IPSR_GPSR(IP1SR3_27_24, TCLK4_X), |
| |
| PINMUX_IPSR_GPSR(IP1SR3_31_28, QSPI0_SSL), |
| |
| /* IP2SR3 */ |
| PINMUX_IPSR_GPSR(IP2SR3_3_0, QSPI0_IO3), |
| PINMUX_IPSR_GPSR(IP2SR3_7_4, QSPI0_IO2), |
| PINMUX_IPSR_GPSR(IP2SR3_11_8, QSPI0_MISO_IO1), |
| PINMUX_IPSR_GPSR(IP2SR3_15_12, QSPI0_MOSI_IO0), |
| PINMUX_IPSR_GPSR(IP2SR3_19_16, QSPI0_SPCLK), |
| PINMUX_IPSR_GPSR(IP2SR3_23_20, QSPI1_MOSI_IO0), |
| PINMUX_IPSR_GPSR(IP2SR3_27_24, QSPI1_SPCLK), |
| PINMUX_IPSR_GPSR(IP2SR3_31_28, QSPI1_MISO_IO1), |
| |
| /* IP3SR3 */ |
| PINMUX_IPSR_GPSR(IP3SR3_3_0, QSPI1_IO2), |
| PINMUX_IPSR_GPSR(IP3SR3_7_4, QSPI1_SSL), |
| PINMUX_IPSR_GPSR(IP3SR3_11_8, QSPI1_IO3), |
| PINMUX_IPSR_GPSR(IP3SR3_15_12, RPC_RESET_N), |
| PINMUX_IPSR_GPSR(IP3SR3_19_16, RPC_WP_N), |
| PINMUX_IPSR_GPSR(IP3SR3_23_20, RPC_INT_N), |
| |
| /* IP0SR4 */ |
| PINMUX_IPSR_GPSR(IP0SR4_3_0, TSN0_MDIO), |
| PINMUX_IPSR_GPSR(IP0SR4_7_4, TSN0_MDC), |
| PINMUX_IPSR_GPSR(IP0SR4_11_8, TSN0_AVTP_PPS1), |
| PINMUX_IPSR_GPSR(IP0SR4_15_12, TSN0_PHY_INT), |
| PINMUX_IPSR_GPSR(IP0SR4_19_16, TSN0_LINK), |
| PINMUX_IPSR_GPSR(IP0SR4_23_20, TSN0_AVTP_MATCH), |
| PINMUX_IPSR_GPSR(IP0SR4_27_24, TSN0_AVTP_CAPTURE), |
| PINMUX_IPSR_GPSR(IP0SR4_31_28, TSN0_RX_CTL), |
| |
| /* IP1SR4 */ |
| PINMUX_IPSR_GPSR(IP1SR4_3_0, TSN0_AVTP_PPS0), |
| PINMUX_IPSR_GPSR(IP1SR4_7_4, TSN0_TX_CTL), |
| PINMUX_IPSR_GPSR(IP1SR4_11_8, TSN0_RD0), |
| PINMUX_IPSR_GPSR(IP1SR4_15_12, TSN0_RXC), |
| PINMUX_IPSR_GPSR(IP1SR4_19_16, TSN0_TXC), |
| PINMUX_IPSR_GPSR(IP1SR4_23_20, TSN0_RD1), |
| PINMUX_IPSR_GPSR(IP1SR4_27_24, TSN0_TD1), |
| PINMUX_IPSR_GPSR(IP1SR4_31_28, TSN0_TD0), |
| |
| /* IP2SR4 */ |
| PINMUX_IPSR_GPSR(IP2SR4_3_0, TSN0_RD3), |
| PINMUX_IPSR_GPSR(IP2SR4_7_4, TSN0_RD2), |
| PINMUX_IPSR_GPSR(IP2SR4_11_8, TSN0_TD3), |
| PINMUX_IPSR_GPSR(IP2SR4_15_12, TSN0_TD2), |
| PINMUX_IPSR_GPSR(IP2SR4_19_16, TSN0_TXCREFCLK), |
| PINMUX_IPSR_GPSR(IP2SR4_23_20, PCIE0_CLKREQ_N), |
| PINMUX_IPSR_GPSR(IP2SR4_27_24, PCIE1_CLKREQ_N), |
| PINMUX_IPSR_GPSR(IP2SR4_31_28, AVS0), |
| |
| /* IP3SR4 */ |
| PINMUX_IPSR_GPSR(IP3SR4_3_0, AVS1), |
| |
| /* IP0SR5 */ |
| PINMUX_IPSR_GPSR(IP0SR5_3_0, AVB2_AVTP_PPS), |
| PINMUX_IPSR_GPSR(IP0SR5_7_4, AVB2_AVTP_CAPTURE), |
| PINMUX_IPSR_GPSR(IP0SR5_11_8, AVB2_AVTP_MATCH), |
| PINMUX_IPSR_GPSR(IP0SR5_15_12, AVB2_LINK), |
| PINMUX_IPSR_GPSR(IP0SR5_19_16, AVB2_PHY_INT), |
| PINMUX_IPSR_GPSR(IP0SR5_23_20, AVB2_MAGIC), |
| PINMUX_IPSR_GPSR(IP0SR5_27_24, AVB2_MDC), |
| PINMUX_IPSR_GPSR(IP0SR5_31_28, AVB2_TXCREFCLK), |
| |
| /* IP1SR5 */ |
| PINMUX_IPSR_GPSR(IP1SR5_3_0, AVB2_TD3), |
| PINMUX_IPSR_GPSR(IP1SR5_7_4, AVB2_RD3), |
| PINMUX_IPSR_GPSR(IP1SR5_11_8, AVB2_MDIO), |
| PINMUX_IPSR_GPSR(IP1SR5_15_12, AVB2_TD2), |
| PINMUX_IPSR_GPSR(IP1SR5_19_16, AVB2_TD1), |
| PINMUX_IPSR_GPSR(IP1SR5_23_20, AVB2_RD2), |
| PINMUX_IPSR_GPSR(IP1SR5_27_24, AVB2_RD1), |
| PINMUX_IPSR_GPSR(IP1SR5_31_28, AVB2_TD0), |
| |
| /* IP2SR5 */ |
| PINMUX_IPSR_GPSR(IP2SR5_3_0, AVB2_TXC), |
| PINMUX_IPSR_GPSR(IP2SR5_7_4, AVB2_RD0), |
| PINMUX_IPSR_GPSR(IP2SR5_11_8, AVB2_RXC), |
| PINMUX_IPSR_GPSR(IP2SR5_15_12, AVB2_TX_CTL), |
| PINMUX_IPSR_GPSR(IP2SR5_19_16, AVB2_RX_CTL), |
| |
| /* IP0SR6 */ |
| PINMUX_IPSR_GPSR(IP0SR6_3_0, AVB1_MDIO), |
| |
| PINMUX_IPSR_GPSR(IP0SR6_7_4, AVB1_MAGIC), |
| |
| PINMUX_IPSR_GPSR(IP0SR6_11_8, AVB1_MDC), |
| |
| PINMUX_IPSR_GPSR(IP0SR6_15_12, AVB1_PHY_INT), |
| |
| PINMUX_IPSR_GPSR(IP0SR6_19_16, AVB1_LINK), |
| PINMUX_IPSR_GPSR(IP0SR6_19_16, AVB1_MII_TX_ER), |
| |
| PINMUX_IPSR_GPSR(IP0SR6_23_20, AVB1_AVTP_MATCH), |
| PINMUX_IPSR_GPSR(IP0SR6_23_20, AVB1_MII_RX_ER), |
| |
| PINMUX_IPSR_GPSR(IP0SR6_27_24, AVB1_TXC), |
| PINMUX_IPSR_GPSR(IP0SR6_27_24, AVB1_MII_TXC), |
| |
| PINMUX_IPSR_GPSR(IP0SR6_31_28, AVB1_TX_CTL), |
| PINMUX_IPSR_GPSR(IP0SR6_31_28, AVB1_MII_TX_EN), |
| |
| /* IP1SR6 */ |
| PINMUX_IPSR_GPSR(IP1SR6_3_0, AVB1_RXC), |
| PINMUX_IPSR_GPSR(IP1SR6_3_0, AVB1_MII_RXC), |
| |
| PINMUX_IPSR_GPSR(IP1SR6_7_4, AVB1_RX_CTL), |
| PINMUX_IPSR_GPSR(IP1SR6_7_4, AVB1_MII_RX_DV), |
| |
| PINMUX_IPSR_GPSR(IP1SR6_11_8, AVB1_AVTP_PPS), |
| PINMUX_IPSR_GPSR(IP1SR6_11_8, AVB1_MII_COL), |
| |
| PINMUX_IPSR_GPSR(IP1SR6_15_12, AVB1_AVTP_CAPTURE), |
| PINMUX_IPSR_GPSR(IP1SR6_15_12, AVB1_MII_CRS), |
| |
| PINMUX_IPSR_GPSR(IP1SR6_19_16, AVB1_TD1), |
| PINMUX_IPSR_GPSR(IP1SR6_19_16, AVB1_MII_TD1), |
| |
| PINMUX_IPSR_GPSR(IP1SR6_23_20, AVB1_TD0), |
| PINMUX_IPSR_GPSR(IP1SR6_23_20, AVB1_MII_TD0), |
| |
| PINMUX_IPSR_GPSR(IP1SR6_27_24, AVB1_RD1), |
| PINMUX_IPSR_GPSR(IP1SR6_27_24, AVB1_MII_RD1), |
| |
| PINMUX_IPSR_GPSR(IP1SR6_31_28, AVB1_RD0), |
| PINMUX_IPSR_GPSR(IP1SR6_31_28, AVB1_MII_RD0), |
| |
| /* IP2SR6 */ |
| PINMUX_IPSR_GPSR(IP2SR6_3_0, AVB1_TD2), |
| PINMUX_IPSR_GPSR(IP2SR6_3_0, AVB1_MII_TD2), |
| |
| PINMUX_IPSR_GPSR(IP2SR6_7_4, AVB1_RD2), |
| PINMUX_IPSR_GPSR(IP2SR6_7_4, AVB1_MII_RD2), |
| |
| PINMUX_IPSR_GPSR(IP2SR6_11_8, AVB1_TD3), |
| PINMUX_IPSR_GPSR(IP2SR6_11_8, AVB1_MII_TD3), |
| |
| PINMUX_IPSR_GPSR(IP2SR6_15_12, AVB1_RD3), |
| PINMUX_IPSR_GPSR(IP2SR6_15_12, AVB1_MII_RD3), |
| |
| PINMUX_IPSR_GPSR(IP2SR6_19_16, AVB1_TXCREFCLK), |
| |
| /* IP0SR7 */ |
| PINMUX_IPSR_GPSR(IP0SR7_3_0, AVB0_AVTP_PPS), |
| PINMUX_IPSR_GPSR(IP0SR7_3_0, AVB0_MII_COL), |
| |
| PINMUX_IPSR_GPSR(IP0SR7_7_4, AVB0_AVTP_CAPTURE), |
| PINMUX_IPSR_GPSR(IP0SR7_7_4, AVB0_MII_CRS), |
| |
| PINMUX_IPSR_GPSR(IP0SR7_11_8, AVB0_AVTP_MATCH), |
| PINMUX_IPSR_GPSR(IP0SR7_11_8, AVB0_MII_RX_ER), |
| PINMUX_IPSR_GPSR(IP0SR7_11_8, CC5_OSCOUT), |
| |
| PINMUX_IPSR_GPSR(IP0SR7_15_12, AVB0_TD3), |
| PINMUX_IPSR_GPSR(IP0SR7_15_12, AVB0_MII_TD3), |
| |
| PINMUX_IPSR_GPSR(IP0SR7_19_16, AVB0_LINK), |
| PINMUX_IPSR_GPSR(IP0SR7_19_16, AVB0_MII_TX_ER), |
| |
| PINMUX_IPSR_GPSR(IP0SR7_23_20, AVB0_PHY_INT), |
| |
| PINMUX_IPSR_GPSR(IP0SR7_27_24, AVB0_TD2), |
| PINMUX_IPSR_GPSR(IP0SR7_27_24, AVB0_MII_TD2), |
| |
| PINMUX_IPSR_GPSR(IP0SR7_31_28, AVB0_TD1), |
| PINMUX_IPSR_GPSR(IP0SR7_31_28, AVB0_MII_TD1), |
| |
| /* IP1SR7 */ |
| PINMUX_IPSR_GPSR(IP1SR7_3_0, AVB0_RD3), |
| PINMUX_IPSR_GPSR(IP1SR7_3_0, AVB0_MII_RD3), |
| |
| PINMUX_IPSR_GPSR(IP1SR7_7_4, AVB0_TXCREFCLK), |
| |
| PINMUX_IPSR_GPSR(IP1SR7_11_8, AVB0_MAGIC), |
| |
| PINMUX_IPSR_GPSR(IP1SR7_15_12, AVB0_TD0), |
| PINMUX_IPSR_GPSR(IP1SR7_15_12, AVB0_MII_TD0), |
| |
| PINMUX_IPSR_GPSR(IP1SR7_19_16, AVB0_RD2), |
| PINMUX_IPSR_GPSR(IP1SR7_19_16, AVB0_MII_RD2), |
| |
| PINMUX_IPSR_GPSR(IP1SR7_23_20, AVB0_MDC), |
| |
| PINMUX_IPSR_GPSR(IP1SR7_27_24, AVB0_MDIO), |
| |
| PINMUX_IPSR_GPSR(IP1SR7_31_28, AVB0_TXC), |
| PINMUX_IPSR_GPSR(IP1SR7_31_28, AVB0_MII_TXC), |
| |
| /* IP2SR7 */ |
| PINMUX_IPSR_GPSR(IP2SR7_3_0, AVB0_TX_CTL), |
| PINMUX_IPSR_GPSR(IP2SR7_3_0, AVB0_MII_TX_EN), |
| |
| PINMUX_IPSR_GPSR(IP2SR7_7_4, AVB0_RD1), |
| PINMUX_IPSR_GPSR(IP2SR7_7_4, AVB0_MII_RD1), |
| |
| PINMUX_IPSR_GPSR(IP2SR7_11_8, AVB0_RD0), |
| PINMUX_IPSR_GPSR(IP2SR7_11_8, AVB0_MII_RD0), |
| |
| PINMUX_IPSR_GPSR(IP2SR7_15_12, AVB0_RXC), |
| PINMUX_IPSR_GPSR(IP2SR7_15_12, AVB0_MII_RXC), |
| |
| PINMUX_IPSR_GPSR(IP2SR7_19_16, AVB0_RX_CTL), |
| PINMUX_IPSR_GPSR(IP2SR7_19_16, AVB0_MII_RX_DV), |
| |
| /* IP0SR8 */ |
| PINMUX_IPSR_MSEL(IP0SR8_3_0, SCL0, SEL_SCL0_0), |
| PINMUX_IPSR_MSEL(IP0SR8_7_4, SDA0, SEL_SDA0_0), |
| PINMUX_IPSR_MSEL(IP0SR8_11_8, SCL1, SEL_SCL1_0), |
| PINMUX_IPSR_MSEL(IP0SR8_15_12, SDA1, SEL_SDA1_0), |
| PINMUX_IPSR_MSEL(IP0SR8_19_16, SCL2, SEL_SCL2_0), |
| PINMUX_IPSR_MSEL(IP0SR8_23_20, SDA2, SEL_SDA2_0), |
| PINMUX_IPSR_MSEL(IP0SR8_27_24, SCL3, SEL_SCL3_0), |
| PINMUX_IPSR_MSEL(IP0SR8_31_28, SDA3, SEL_SDA3_0), |
| |
| /* IP1SR8 */ |
| PINMUX_IPSR_MSEL(IP1SR8_3_0, SCL4, SEL_SCL4_0), |
| PINMUX_IPSR_MSEL(IP1SR8_3_0, HRX2, SEL_SCL4_0), |
| PINMUX_IPSR_MSEL(IP1SR8_3_0, SCK4, SEL_SCL4_0), |
| |
| PINMUX_IPSR_MSEL(IP1SR8_7_4, SDA4, SEL_SDA4_0), |
| PINMUX_IPSR_MSEL(IP1SR8_7_4, HTX2, SEL_SDA4_0), |
| PINMUX_IPSR_MSEL(IP1SR8_7_4, CTS4_N, SEL_SDA4_0), |
| |
| PINMUX_IPSR_MSEL(IP1SR8_11_8, SCL5, SEL_SCL5_0), |
| PINMUX_IPSR_MSEL(IP1SR8_11_8, HRTS2_N, SEL_SCL5_0), |
| PINMUX_IPSR_MSEL(IP1SR8_11_8, RTS4_N, SEL_SCL5_0), |
| |
| PINMUX_IPSR_MSEL(IP1SR8_15_12, SDA5, SEL_SDA5_0), |
| PINMUX_IPSR_MSEL(IP1SR8_15_12, SCIF_CLK2, SEL_SDA5_0), |
| |
| PINMUX_IPSR_GPSR(IP1SR8_19_16, HCTS2_N), |
| PINMUX_IPSR_GPSR(IP1SR8_19_16, TX4), |
| |
| PINMUX_IPSR_GPSR(IP1SR8_23_20, HSCK2), |
| PINMUX_IPSR_GPSR(IP1SR8_23_20, RX4), |
| }; |
| |
| /* |
| * Pins not associated with a GPIO port. |
| */ |
| enum { |
| GP_ASSIGN_LAST(), |
| NOGP_ALL(), |
| }; |
| |
| static const struct sh_pfc_pin pinmux_pins[] = { |
| PINMUX_GPIO_GP_ALL(), |
| PINMUX_NOGP_ALL(), |
| }; |
| |
| /* - AUDIO CLOCK ----------------------------------------- */ |
| static const unsigned int audio_clkin_pins[] = { |
| /* CLK IN */ |
| RCAR_GP_PIN(1, 22), |
| }; |
| static const unsigned int audio_clkin_mux[] = { |
| AUDIO_CLKIN_MARK, |
| }; |
| static const unsigned int audio_clkout_pins[] = { |
| /* CLK OUT */ |
| RCAR_GP_PIN(1, 21), |
| }; |
| static const unsigned int audio_clkout_mux[] = { |
| AUDIO_CLKOUT_MARK, |
| }; |
| |
| /* - AVB0 ------------------------------------------------ */ |
| static const unsigned int avb0_link_pins[] = { |
| /* AVB0_LINK */ |
| RCAR_GP_PIN(7, 4), |
| }; |
| static const unsigned int avb0_link_mux[] = { |
| AVB0_LINK_MARK, |
| }; |
| static const unsigned int avb0_magic_pins[] = { |
| /* AVB0_MAGIC */ |
| RCAR_GP_PIN(7, 10), |
| }; |
| static const unsigned int avb0_magic_mux[] = { |
| AVB0_MAGIC_MARK, |
| }; |
| static const unsigned int avb0_phy_int_pins[] = { |
| /* AVB0_PHY_INT */ |
| RCAR_GP_PIN(7, 5), |
| }; |
| static const unsigned int avb0_phy_int_mux[] = { |
| AVB0_PHY_INT_MARK, |
| }; |
| static const unsigned int avb0_mdio_pins[] = { |
| /* AVB0_MDC, AVB0_MDIO */ |
| RCAR_GP_PIN(7, 13), RCAR_GP_PIN(7, 14), |
| }; |
| static const unsigned int avb0_mdio_mux[] = { |
| AVB0_MDC_MARK, AVB0_MDIO_MARK, |
| }; |
| static const unsigned int avb0_rgmii_pins[] = { |
| /* |
| * AVB0_TX_CTL, AVB0_TXC, AVB0_TD0, AVB0_TD1, AVB0_TD2, AVB0_TD3, |
| * AVB0_RX_CTL, AVB0_RXC, AVB0_RD0, AVB0_RD1, AVB0_RD2, AVB0_RD3, |
| */ |
| RCAR_GP_PIN(7, 16), RCAR_GP_PIN(7, 15), |
| RCAR_GP_PIN(7, 11), RCAR_GP_PIN(7, 7), |
| RCAR_GP_PIN(7, 6), RCAR_GP_PIN(7, 3), |
| RCAR_GP_PIN(7, 20), RCAR_GP_PIN(7, 19), |
| RCAR_GP_PIN(7, 18), RCAR_GP_PIN(7, 17), |
| RCAR_GP_PIN(7, 12), RCAR_GP_PIN(7, 8), |
| }; |
| static const unsigned int avb0_rgmii_mux[] = { |
| AVB0_TX_CTL_MARK, AVB0_TXC_MARK, |
| AVB0_TD0_MARK, AVB0_TD1_MARK, |
| AVB0_TD2_MARK, AVB0_TD3_MARK, |
| AVB0_RX_CTL_MARK, AVB0_RXC_MARK, |
| AVB0_RD0_MARK, AVB0_RD1_MARK, |
| AVB0_RD2_MARK, AVB0_RD3_MARK, |
| }; |
| static const unsigned int avb0_txcrefclk_pins[] = { |
| /* AVB0_TXCREFCLK */ |
| RCAR_GP_PIN(7, 9), |
| }; |
| static const unsigned int avb0_txcrefclk_mux[] = { |
| AVB0_TXCREFCLK_MARK, |
| }; |
| static const unsigned int avb0_avtp_pps_pins[] = { |
| /* AVB0_AVTP_PPS */ |
| RCAR_GP_PIN(7, 0), |
| }; |
| static const unsigned int avb0_avtp_pps_mux[] = { |
| AVB0_AVTP_PPS_MARK, |
| }; |
| static const unsigned int avb0_avtp_capture_pins[] = { |
| /* AVB0_AVTP_CAPTURE */ |
| RCAR_GP_PIN(7, 1), |
| }; |
| static const unsigned int avb0_avtp_capture_mux[] = { |
| AVB0_AVTP_CAPTURE_MARK, |
| }; |
| static const unsigned int avb0_avtp_match_pins[] = { |
| /* AVB0_AVTP_MATCH */ |
| RCAR_GP_PIN(7, 2), |
| }; |
| static const unsigned int avb0_avtp_match_mux[] = { |
| AVB0_AVTP_MATCH_MARK, |
| }; |
| |
| /* - AVB1 ------------------------------------------------ */ |
| static const unsigned int avb1_link_pins[] = { |
| /* AVB1_LINK */ |
| RCAR_GP_PIN(6, 4), |
| }; |
| static const unsigned int avb1_link_mux[] = { |
| AVB1_LINK_MARK, |
| }; |
| static const unsigned int avb1_magic_pins[] = { |
| /* AVB1_MAGIC */ |
| RCAR_GP_PIN(6, 1), |
| }; |
| static const unsigned int avb1_magic_mux[] = { |
| AVB1_MAGIC_MARK, |
| }; |
| static const unsigned int avb1_phy_int_pins[] = { |
| /* AVB1_PHY_INT */ |
| RCAR_GP_PIN(6, 3), |
| }; |
| static const unsigned int avb1_phy_int_mux[] = { |
| AVB1_PHY_INT_MARK, |
| }; |
| static const unsigned int avb1_mdio_pins[] = { |
| /* AVB1_MDC, AVB1_MDIO */ |
| RCAR_GP_PIN(6, 2), RCAR_GP_PIN(6, 0), |
| }; |
| static const unsigned int avb1_mdio_mux[] = { |
| AVB1_MDC_MARK, AVB1_MDIO_MARK, |
| }; |
| static const unsigned int avb1_rgmii_pins[] = { |
| /* |
| * AVB1_TX_CTL, AVB1_TXC, AVB1_TD0, AVB1_TD1, AVB1_TD2, AVB1_TD3, |
| * AVB1_RX_CTL, AVB1_RXC, AVB1_RD0, AVB1_RD1, AVB1_RD2, AVB1_RD3, |
| */ |
| RCAR_GP_PIN(6, 7), RCAR_GP_PIN(6, 6), |
| RCAR_GP_PIN(6, 13), RCAR_GP_PIN(6, 12), |
| RCAR_GP_PIN(6, 16), RCAR_GP_PIN(6, 18), |
| RCAR_GP_PIN(6, 9), RCAR_GP_PIN(6, 8), |
| RCAR_GP_PIN(6, 15), RCAR_GP_PIN(6, 14), |
| RCAR_GP_PIN(6, 17), RCAR_GP_PIN(6, 19), |
| }; |
| static const unsigned int avb1_rgmii_mux[] = { |
| AVB1_TX_CTL_MARK, AVB1_TXC_MARK, |
| AVB1_TD0_MARK, AVB1_TD1_MARK, |
| AVB1_TD2_MARK, AVB1_TD3_MARK, |
| AVB1_RX_CTL_MARK, AVB1_RXC_MARK, |
| AVB1_RD0_MARK, AVB1_RD1_MARK, |
| AVB1_RD2_MARK, AVB1_RD3_MARK, |
| }; |
| static const unsigned int avb1_txcrefclk_pins[] = { |
| /* AVB1_TXCREFCLK */ |
| RCAR_GP_PIN(6, 20), |
| }; |
| static const unsigned int avb1_txcrefclk_mux[] = { |
| AVB1_TXCREFCLK_MARK, |
| }; |
| static const unsigned int avb1_avtp_pps_pins[] = { |
| /* AVB1_AVTP_PPS */ |
| RCAR_GP_PIN(6, 10), |
| }; |
| static const unsigned int avb1_avtp_pps_mux[] = { |
| AVB1_AVTP_PPS_MARK, |
| }; |
| static const unsigned int avb1_avtp_capture_pins[] = { |
| /* AVB1_AVTP_CAPTURE */ |
| RCAR_GP_PIN(6, 11), |
| }; |
| static const unsigned int avb1_avtp_capture_mux[] = { |
| AVB1_AVTP_CAPTURE_MARK, |
| }; |
| static const unsigned int avb1_avtp_match_pins[] = { |
| /* AVB1_AVTP_MATCH */ |
| RCAR_GP_PIN(6, 5), |
| }; |
| static const unsigned int avb1_avtp_match_mux[] = { |
| AVB1_AVTP_MATCH_MARK, |
| }; |
| |
| /* - AVB2 ------------------------------------------------ */ |
| static const unsigned int avb2_link_pins[] = { |
| /* AVB2_LINK */ |
| RCAR_GP_PIN(5, 3), |
| }; |
| static const |
