| /* |
| * Copyright (C) 2007 Atmel Corporation |
| * |
| * This file is subject to the terms and conditions of the GNU General Public |
| * License. See the file COPYING in the main directory of this archive for |
| * more details. |
| */ |
| |
| #include <asm/mach/arch.h> |
| #include <asm/mach/map.h> |
| |
| #include <linux/dma-mapping.h> |
| #include <linux/platform_device.h> |
| #include <linux/i2c-gpio.h> |
| |
| #include <linux/fb.h> |
| #include <video/atmel_lcdc.h> |
| |
| #include <asm/arch/board.h> |
| #include <asm/arch/gpio.h> |
| #include <asm/arch/at91sam9rl.h> |
| #include <asm/arch/at91sam9rl_matrix.h> |
| #include <asm/arch/at91sam926x_mc.h> |
| |
| #include "generic.h" |
| |
| |
| /* -------------------------------------------------------------------- |
| * MMC / SD |
| * -------------------------------------------------------------------- */ |
| |
| #if defined(CONFIG_MMC_AT91) || defined(CONFIG_MMC_AT91_MODULE) |
| static u64 mmc_dmamask = DMA_BIT_MASK(32); |
| static struct at91_mmc_data mmc_data; |
| |
| static struct resource mmc_resources[] = { |
| [0] = { |
| .start = AT91SAM9RL_BASE_MCI, |
| .end = AT91SAM9RL_BASE_MCI + SZ_16K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| [1] = { |
| .start = AT91SAM9RL_ID_MCI, |
| .end = AT91SAM9RL_ID_MCI, |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct platform_device at91sam9rl_mmc_device = { |
| .name = "at91_mci", |
| .id = -1, |
| .dev = { |
| .dma_mask = &mmc_dmamask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| .platform_data = &mmc_data, |
| }, |
| .resource = mmc_resources, |
| .num_resources = ARRAY_SIZE(mmc_resources), |
| }; |
| |
| void __init at91_add_device_mmc(short mmc_id, struct at91_mmc_data *data) |
| { |
| if (!data) |
| return; |
| |
| /* input/irq */ |
| if (data->det_pin) { |
| at91_set_gpio_input(data->det_pin, 1); |
| at91_set_deglitch(data->det_pin, 1); |
| } |
| if (data->wp_pin) |
| at91_set_gpio_input(data->wp_pin, 1); |
| if (data->vcc_pin) |
| at91_set_gpio_output(data->vcc_pin, 0); |
| |
| /* CLK */ |
| at91_set_A_periph(AT91_PIN_PA2, 0); |
| |
| /* CMD */ |
| at91_set_A_periph(AT91_PIN_PA1, 1); |
| |
| /* DAT0, maybe DAT1..DAT3 */ |
| at91_set_A_periph(AT91_PIN_PA0, 1); |
| if (data->wire4) { |
| at91_set_A_periph(AT91_PIN_PA3, 1); |
| at91_set_A_periph(AT91_PIN_PA4, 1); |
| at91_set_A_periph(AT91_PIN_PA5, 1); |
| } |
| |
| mmc_data = *data; |
| platform_device_register(&at91sam9rl_mmc_device); |
| } |
| #else |
| void __init at91_add_device_mmc(short mmc_id, struct at91_mmc_data *data) {} |
| #endif |
| |
| |
| /* -------------------------------------------------------------------- |
| * NAND / SmartMedia |
| * -------------------------------------------------------------------- */ |
| |
| #if defined(CONFIG_MTD_NAND_AT91) || defined(CONFIG_MTD_NAND_AT91_MODULE) |
| static struct at91_nand_data nand_data; |
| |
| #define NAND_BASE AT91_CHIPSELECT_3 |
| |
| static struct resource nand_resources[] = { |
| { |
| .start = NAND_BASE, |
| .end = NAND_BASE + SZ_256M - 1, |
| .flags = IORESOURCE_MEM, |
| } |
| }; |
| |
| static struct platform_device at91_nand_device = { |
| .name = "at91_nand", |
| .id = -1, |
| .dev = { |
| .platform_data = &nand_data, |
| }, |
| .resource = nand_resources, |
| .num_resources = ARRAY_SIZE(nand_resources), |
| }; |
| |
| void __init at91_add_device_nand(struct at91_nand_data *data) |
| { |
| unsigned long csa; |
| |
| if (!data) |
| return; |
| |
| csa = at91_sys_read(AT91_MATRIX_EBICSA); |
| at91_sys_write(AT91_MATRIX_EBICSA, csa | AT91_MATRIX_CS3A_SMC_SMARTMEDIA); |
| |
| /* set the bus interface characteristics */ |
| at91_sys_write(AT91_SMC_SETUP(3), AT91_SMC_NWESETUP_(0) | AT91_SMC_NCS_WRSETUP_(0) |
| | AT91_SMC_NRDSETUP_(0) | AT91_SMC_NCS_RDSETUP_(0)); |
| |
| at91_sys_write(AT91_SMC_PULSE(3), AT91_SMC_NWEPULSE_(2) | AT91_SMC_NCS_WRPULSE_(5) |
| | AT91_SMC_NRDPULSE_(2) | AT91_SMC_NCS_RDPULSE_(5)); |
| |
| at91_sys_write(AT91_SMC_CYCLE(3), AT91_SMC_NWECYCLE_(7) | AT91_SMC_NRDCYCLE_(7)); |
| |
| at91_sys_write(AT91_SMC_MODE(3), AT91_SMC_DBW_8 | AT91_SMC_READMODE | AT91_SMC_WRITEMODE | AT91_SMC_EXNWMODE_DISABLE | AT91_SMC_TDF_(1)); |
| |
| /* enable pin */ |
| if (data->enable_pin) |
| at91_set_gpio_output(data->enable_pin, 1); |
| |
| /* ready/busy pin */ |
| if (data->rdy_pin) |
| at91_set_gpio_input(data->rdy_pin, 1); |
| |
| /* card detect pin */ |
| if (data->det_pin) |
| at91_set_gpio_input(data->det_pin, 1); |
| |
| at91_set_A_periph(AT91_PIN_PB4, 0); /* NANDOE */ |
| at91_set_A_periph(AT91_PIN_PB5, 0); /* NANDWE */ |
| |
| nand_data = *data; |
| platform_device_register(&at91_nand_device); |
| } |
| |
| #else |
| void __init at91_add_device_nand(struct at91_nand_data *data) {} |
| #endif |
| |
| |
| /* -------------------------------------------------------------------- |
| * TWI (i2c) |
| * -------------------------------------------------------------------- */ |
| |
| /* |
| * Prefer the GPIO code since the TWI controller isn't robust |
| * (gets overruns and underruns under load) and can only issue |
| * repeated STARTs in one scenario (the driver doesn't yet handle them). |
| */ |
| #if defined(CONFIG_I2C_GPIO) || defined(CONFIG_I2C_GPIO_MODULE) |
| |
| static struct i2c_gpio_platform_data pdata = { |
| .sda_pin = AT91_PIN_PA23, |
| .sda_is_open_drain = 1, |
| .scl_pin = AT91_PIN_PA24, |
| .scl_is_open_drain = 1, |
| .udelay = 2, /* ~100 kHz */ |
| }; |
| |
| static struct platform_device at91sam9rl_twi_device = { |
| .name = "i2c-gpio", |
| .id = -1, |
| .dev.platform_data = &pdata, |
| }; |
| |
| void __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices) |
| { |
| at91_set_GPIO_periph(AT91_PIN_PA23, 1); /* TWD (SDA) */ |
| at91_set_multi_drive(AT91_PIN_PA23, 1); |
| |
| at91_set_GPIO_periph(AT91_PIN_PA24, 1); /* TWCK (SCL) */ |
| at91_set_multi_drive(AT91_PIN_PA24, 1); |
| |
| i2c_register_board_info(0, devices, nr_devices); |
| platform_device_register(&at91sam9rl_twi_device); |
| } |
| |
| #elif defined(CONFIG_I2C_AT91) || defined(CONFIG_I2C_AT91_MODULE) |
| |
| static struct resource twi_resources[] = { |
| [0] = { |
| .start = AT91SAM9RL_BASE_TWI0, |
| .end = AT91SAM9RL_BASE_TWI0 + SZ_16K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| [1] = { |
| .start = AT91SAM9RL_ID_TWI0, |
| .end = AT91SAM9RL_ID_TWI0, |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct platform_device at91sam9rl_twi_device = { |
| .name = "at91_i2c", |
| .id = -1, |
| .resource = twi_resources, |
| .num_resources = ARRAY_SIZE(twi_resources), |
| }; |
| |
| void __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices) |
| { |
| /* pins used for TWI interface */ |
| at91_set_A_periph(AT91_PIN_PA23, 0); /* TWD */ |
| at91_set_multi_drive(AT91_PIN_PA23, 1); |
| |
| at91_set_A_periph(AT91_PIN_PA24, 0); /* TWCK */ |
| at91_set_multi_drive(AT91_PIN_PA24, 1); |
| |
| i2c_register_board_info(0, devices, nr_devices); |
| platform_device_register(&at91sam9rl_twi_device); |
| } |
| #else |
| void __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices) {} |
| #endif |
| |
| |
| /* -------------------------------------------------------------------- |
| * SPI |
| * -------------------------------------------------------------------- */ |
| |
| #if defined(CONFIG_SPI_ATMEL) || defined(CONFIG_SPI_ATMEL_MODULE) |
| static u64 spi_dmamask = DMA_BIT_MASK(32); |
| |
| static struct resource spi_resources[] = { |
| [0] = { |
| .start = AT91SAM9RL_BASE_SPI, |
| .end = AT91SAM9RL_BASE_SPI + SZ_16K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| [1] = { |
| .start = AT91SAM9RL_ID_SPI, |
| .end = AT91SAM9RL_ID_SPI, |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct platform_device at91sam9rl_spi_device = { |
| .name = "atmel_spi", |
| .id = 0, |
| .dev = { |
| .dma_mask = &spi_dmamask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| }, |
| .resource = spi_resources, |
| .num_resources = ARRAY_SIZE(spi_resources), |
| }; |
| |
| static const unsigned spi_standard_cs[4] = { AT91_PIN_PA28, AT91_PIN_PB7, AT91_PIN_PD8, AT91_PIN_PD9 }; |
| |
| |
| void __init at91_add_device_spi(struct spi_board_info *devices, int nr_devices) |
| { |
| int i; |
| unsigned long cs_pin; |
| |
| at91_set_A_periph(AT91_PIN_PA25, 0); /* MISO */ |
| at91_set_A_periph(AT91_PIN_PA26, 0); /* MOSI */ |
| at91_set_A_periph(AT91_PIN_PA27, 0); /* SPCK */ |
| |
| /* Enable SPI chip-selects */ |
| for (i = 0; i < nr_devices; i++) { |
| if (devices[i].controller_data) |
| cs_pin = (unsigned long) devices[i].controller_data; |
| else |
| cs_pin = spi_standard_cs[devices[i].chip_select]; |
| |
| /* enable chip-select pin */ |
| at91_set_gpio_output(cs_pin, 1); |
| |
| /* pass chip-select pin to driver */ |
| devices[i].controller_data = (void *) cs_pin; |
| } |
| |
| spi_register_board_info(devices, nr_devices); |
| platform_device_register(&at91sam9rl_spi_device); |
| } |
| #else |
| void __init at91_add_device_spi(struct spi_board_info *devices, int nr_devices) {} |
| #endif |
| |
| |
| /* -------------------------------------------------------------------- |
| * LCD Controller |
| * -------------------------------------------------------------------- */ |
| |
| #if defined(CONFIG_FB_ATMEL) || defined(CONFIG_FB_ATMEL_MODULE) |
| static u64 lcdc_dmamask = DMA_BIT_MASK(32); |
| static struct atmel_lcdfb_info lcdc_data; |
| |
| static struct resource lcdc_resources[] = { |
| [0] = { |
| .start = AT91SAM9RL_LCDC_BASE, |
| .end = AT91SAM9RL_LCDC_BASE + SZ_4K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| [1] = { |
| .start = AT91SAM9RL_ID_LCDC, |
| .end = AT91SAM9RL_ID_LCDC, |
| .flags = IORESOURCE_IRQ, |
| }, |
| #if defined(CONFIG_FB_INTSRAM) |
| [2] = { |
| .start = AT91SAM9RL_SRAM_BASE, |
| .end = AT91SAM9RL_SRAM_BASE + AT91SAM9RL_SRAM_SIZE - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| #endif |
| }; |
| |
| static struct platform_device at91_lcdc_device = { |
| .name = "atmel_lcdfb", |
| .id = 0, |
| .dev = { |
| .dma_mask = &lcdc_dmamask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| .platform_data = &lcdc_data, |
| }, |
| .resource = lcdc_resources, |
| .num_resources = ARRAY_SIZE(lcdc_resources), |
| }; |
| |
| void __init at91_add_device_lcdc(struct atmel_lcdfb_info *data) |
| { |
| if (!data) { |
| return; |
| } |
| |
| at91_set_B_periph(AT91_PIN_PC1, 0); /* LCDPWR */ |
| at91_set_A_periph(AT91_PIN_PC5, 0); /* LCDHSYNC */ |
| at91_set_A_periph(AT91_PIN_PC6, 0); /* LCDDOTCK */ |
| at91_set_A_periph(AT91_PIN_PC7, 0); /* LCDDEN */ |
| at91_set_A_periph(AT91_PIN_PC3, 0); /* LCDCC */ |
| at91_set_B_periph(AT91_PIN_PC9, 0); /* LCDD3 */ |
| at91_set_B_periph(AT91_PIN_PC10, 0); /* LCDD4 */ |
| at91_set_B_periph(AT91_PIN_PC11, 0); /* LCDD5 */ |
| at91_set_B_periph(AT91_PIN_PC12, 0); /* LCDD6 */ |
| at91_set_B_periph(AT91_PIN_PC13, 0); /* LCDD7 */ |
| at91_set_B_periph(AT91_PIN_PC15, 0); /* LCDD11 */ |
| at91_set_B_periph(AT91_PIN_PC16, 0); /* LCDD12 */ |
| at91_set_B_periph(AT91_PIN_PC17, 0); /* LCDD13 */ |
| at91_set_B_periph(AT91_PIN_PC18, 0); /* LCDD14 */ |
| at91_set_B_periph(AT91_PIN_PC19, 0); /* LCDD15 */ |
| at91_set_B_periph(AT91_PIN_PC20, 0); /* LCDD18 */ |
| at91_set_B_periph(AT91_PIN_PC21, 0); /* LCDD19 */ |
| at91_set_B_periph(AT91_PIN_PC22, 0); /* LCDD20 */ |
| at91_set_B_periph(AT91_PIN_PC23, 0); /* LCDD21 */ |
| at91_set_B_periph(AT91_PIN_PC24, 0); /* LCDD22 */ |
| at91_set_B_periph(AT91_PIN_PC25, 0); /* LCDD23 */ |
| |
| lcdc_data = *data; |
| platform_device_register(&at91_lcdc_device); |
| } |
| #else |
| void __init at91_add_device_lcdc(struct atmel_lcdfb_info *data) {} |
| #endif |
| |
| |
| /* -------------------------------------------------------------------- |
| * RTC |
| * -------------------------------------------------------------------- */ |
| |
| #if defined(CONFIG_RTC_DRV_AT91RM9200) || defined(CONFIG_RTC_DRV_AT91RM9200_MODULE) |
| static struct platform_device at91sam9rl_rtc_device = { |
| .name = "at91_rtc", |
| .id = -1, |
| .num_resources = 0, |
| }; |
| |
| static void __init at91_add_device_rtc(void) |
| { |
| platform_device_register(&at91sam9rl_rtc_device); |
| } |
| #else |
| static void __init at91_add_device_rtc(void) {} |
| #endif |
| |
| |
| /* -------------------------------------------------------------------- |
| * RTT |
| * -------------------------------------------------------------------- */ |
| |
| static struct resource rtt_resources[] = { |
| { |
| .start = AT91_BASE_SYS + AT91_RTT, |
| .end = AT91_BASE_SYS + AT91_RTT + SZ_16 - 1, |
| .flags = IORESOURCE_MEM, |
| } |
| }; |
| |
| static struct platform_device at91sam9rl_rtt_device = { |
| .name = "at91_rtt", |
| .id = -1, |
| .resource = rtt_resources, |
| .num_resources = ARRAY_SIZE(rtt_resources), |
| }; |
| |
| static void __init at91_add_device_rtt(void) |
| { |
| platform_device_register(&at91sam9rl_rtt_device); |
| } |
| |
| |
| /* -------------------------------------------------------------------- |
| * Watchdog |
| * -------------------------------------------------------------------- */ |
| |
| #if defined(CONFIG_AT91SAM9_WATCHDOG) || defined(CONFIG_AT91SAM9_WATCHDOG_MODULE) |
| static struct platform_device at91sam9rl_wdt_device = { |
| .name = "at91_wdt", |
| .id = -1, |
| .num_resources = 0, |
| }; |
| |
| static void __init at91_add_device_watchdog(void) |
| { |
| platform_device_register(&at91sam9rl_wdt_device); |
| } |
| #else |
| static void __init at91_add_device_watchdog(void) {} |
| #endif |
| |
| |
| /* -------------------------------------------------------------------- |
| * SSC -- Synchronous Serial Controller |
| * -------------------------------------------------------------------- */ |
| |
| #if defined(CONFIG_ATMEL_SSC) || defined(CONFIG_ATMEL_SSC_MODULE) |
| static u64 ssc0_dmamask = DMA_BIT_MASK(32); |
| |
| static struct resource ssc0_resources[] = { |
| [0] = { |
| .start = AT91SAM9RL_BASE_SSC0, |
| .end = AT91SAM9RL_BASE_SSC0 + SZ_16K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| [1] = { |
| .start = AT91SAM9RL_ID_SSC0, |
| .end = AT91SAM9RL_ID_SSC0, |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct platform_device at91sam9rl_ssc0_device = { |
| .name = "ssc", |
| .id = 0, |
| .dev = { |
| .dma_mask = &ssc0_dmamask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| }, |
| .resource = ssc0_resources, |
| .num_resources = ARRAY_SIZE(ssc0_resources), |
| }; |
| |
| static inline void configure_ssc0_pins(unsigned pins) |
| { |
| if (pins & ATMEL_SSC_TF) |
| at91_set_A_periph(AT91_PIN_PC0, 1); |
| if (pins & ATMEL_SSC_TK) |
| at91_set_A_periph(AT91_PIN_PC1, 1); |
| if (pins & ATMEL_SSC_TD) |
| at91_set_A_periph(AT91_PIN_PA15, 1); |
| if (pins & ATMEL_SSC_RD) |
| at91_set_A_periph(AT91_PIN_PA16, 1); |
| if (pins & ATMEL_SSC_RK) |
| at91_set_B_periph(AT91_PIN_PA10, 1); |
| if (pins & ATMEL_SSC_RF) |
| at91_set_B_periph(AT91_PIN_PA22, 1); |
| } |
| |
| static u64 ssc1_dmamask = DMA_BIT_MASK(32); |
| |
| static struct resource ssc1_resources[] = { |
| [0] = { |
| .start = AT91SAM9RL_BASE_SSC1, |
| .end = AT91SAM9RL_BASE_SSC1 + SZ_16K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| [1] = { |
| .start = AT91SAM9RL_ID_SSC1, |
| .end = AT91SAM9RL_ID_SSC1, |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct platform_device at91sam9rl_ssc1_device = { |
| .name = "ssc", |
| .id = 1, |
| .dev = { |
| .dma_mask = &ssc1_dmamask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| }, |
| .resource = ssc1_resources, |
| .num_resources = ARRAY_SIZE(ssc1_resources), |
| }; |
| |
| static inline void configure_ssc1_pins(unsigned pins) |
| { |
| if (pins & ATMEL_SSC_TF) |
| at91_set_B_periph(AT91_PIN_PA29, 1); |
| if (pins & ATMEL_SSC_TK) |
| at91_set_B_periph(AT91_PIN_PA30, 1); |
| if (pins & ATMEL_SSC_TD) |
| at91_set_B_periph(AT91_PIN_PA13, 1); |
| if (pins & ATMEL_SSC_RD) |
| at91_set_B_periph(AT91_PIN_PA14, 1); |
| if (pins & ATMEL_SSC_RK) |
| at91_set_B_periph(AT91_PIN_PA9, 1); |
| if (pins & ATMEL_SSC_RF) |
| at91_set_B_periph(AT91_PIN_PA8, 1); |
| } |
| |
| /* |
| * Return the device node so that board init code can use it as the |
| * parent for the device node reflecting how it's used on this board. |
| * |
| * SSC controllers are accessed through library code, instead of any |
| * kind of all-singing/all-dancing driver. For example one could be |
| * used by a particular I2S audio codec's driver, while another one |
| * on the same system might be used by a custom data capture driver. |
| */ |
| void __init at91_add_device_ssc(unsigned id, unsigned pins) |
| { |
| struct platform_device *pdev; |
| |
| /* |
| * NOTE: caller is responsible for passing information matching |
| * "pins" to whatever will be using each particular controller. |
| */ |
| switch (id) { |
| case AT91SAM9RL_ID_SSC0: |
| pdev = &at91sam9rl_ssc0_device; |
| configure_ssc0_pins(pins); |
| at91_clock_associate("ssc0_clk", &pdev->dev, "pclk"); |
| break; |
| case AT91SAM9RL_ID_SSC1: |
| pdev = &at91sam9rl_ssc1_device; |
| configure_ssc1_pins(pins); |
| at91_clock_associate("ssc1_clk", &pdev->dev, "pclk"); |
| break; |
| default: |
| return; |
| } |
| |
| platform_device_register(pdev); |
| } |
| |
| #else |
| void __init at91_add_device_ssc(unsigned id, unsigned pins) {} |
| #endif |
| |
| |
| /* -------------------------------------------------------------------- |
| * UART |
| * -------------------------------------------------------------------- */ |
| |
| #if defined(CONFIG_SERIAL_ATMEL) |
| static struct resource dbgu_resources[] = { |
| [0] = { |
| .start = AT91_VA_BASE_SYS + AT91_DBGU, |
| .end = AT91_VA_BASE_SYS + AT91_DBGU + SZ_512 - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| [1] = { |
| .start = AT91_ID_SYS, |
| .end = AT91_ID_SYS, |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct atmel_uart_data dbgu_data = { |
| .use_dma_tx = 0, |
| .use_dma_rx = 0, /* DBGU not capable of receive DMA */ |
| .regs = (void __iomem *)(AT91_VA_BASE_SYS + AT91_DBGU), |
| }; |
| |
| static u64 dbgu_dmamask = DMA_BIT_MASK(32); |
| |
| static struct platform_device at91sam9rl_dbgu_device = { |
| .name = "atmel_usart", |
| .id = 0, |
| .dev = { |
| .dma_mask = &dbgu_dmamask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| .platform_data = &dbgu_data, |
| }, |
| .resource = dbgu_resources, |
| .num_resources = ARRAY_SIZE(dbgu_resources), |
| }; |
| |
| static inline void configure_dbgu_pins(void) |
| { |
| at91_set_A_periph(AT91_PIN_PA21, 0); /* DRXD */ |
| at91_set_A_periph(AT91_PIN_PA22, 1); /* DTXD */ |
| } |
| |
| static struct resource uart0_resources[] = { |
| [0] = { |
| .start = AT91SAM9RL_BASE_US0, |
| .end = AT91SAM9RL_BASE_US0 + SZ_16K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| [1] = { |
| .start = AT91SAM9RL_ID_US0, |
| .end = AT91SAM9RL_ID_US0, |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct atmel_uart_data uart0_data = { |
| .use_dma_tx = 1, |
| .use_dma_rx = 1, |
| }; |
| |
| static u64 uart0_dmamask = DMA_BIT_MASK(32); |
| |
| static struct platform_device at91sam9rl_uart0_device = { |
| .name = "atmel_usart", |
| .id = 1, |
| .dev = { |
| .dma_mask = &uart0_dmamask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| .platform_data = &uart0_data, |
| }, |
| .resource = uart0_resources, |
| .num_resources = ARRAY_SIZE(uart0_resources), |
| }; |
| |
| static inline void configure_usart0_pins(unsigned pins) |
| { |
| at91_set_A_periph(AT91_PIN_PA6, 1); /* TXD0 */ |
| at91_set_A_periph(AT91_PIN_PA7, 0); /* RXD0 */ |
| |
| if (pins & ATMEL_UART_RTS) |
| at91_set_A_periph(AT91_PIN_PA9, 0); /* RTS0 */ |
| if (pins & ATMEL_UART_CTS) |
| at91_set_A_periph(AT91_PIN_PA10, 0); /* CTS0 */ |
| if (pins & ATMEL_UART_DSR) |
| at91_set_A_periph(AT91_PIN_PD14, 0); /* DSR0 */ |
| if (pins & ATMEL_UART_DTR) |
| at91_set_A_periph(AT91_PIN_PD15, 0); /* DTR0 */ |
| if (pins & ATMEL_UART_DCD) |
| at91_set_A_periph(AT91_PIN_PD16, 0); /* DCD0 */ |
| if (pins & ATMEL_UART_RI) |
| at91_set_A_periph(AT91_PIN_PD17, 0); /* RI0 */ |
| } |
| |
| static struct resource uart1_resources[] = { |
| [0] = { |
| .start = AT91SAM9RL_BASE_US1, |
| .end = AT91SAM9RL_BASE_US1 + SZ_16K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| [1] = { |
| .start = AT91SAM9RL_ID_US1, |
| .end = AT91SAM9RL_ID_US1, |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct atmel_uart_data uart1_data = { |
| .use_dma_tx = 1, |
| .use_dma_rx = 1, |
| }; |
| |
| static u64 uart1_dmamask = DMA_BIT_MASK(32); |
| |
| static struct platform_device at91sam9rl_uart1_device = { |
| .name = "atmel_usart", |
| .id = 2, |
| .dev = { |
| .dma_mask = &uart1_dmamask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| .platform_data = &uart1_data, |
| }, |
| .resource = uart1_resources, |
| .num_resources = ARRAY_SIZE(uart1_resources), |
| }; |
| |
| static inline void configure_usart1_pins(unsigned pins) |
| { |
| at91_set_A_periph(AT91_PIN_PA11, 1); /* TXD1 */ |
| at91_set_A_periph(AT91_PIN_PA12, 0); /* RXD1 */ |
| |
| if (pins & ATMEL_UART_RTS) |
| at91_set_B_periph(AT91_PIN_PA18, 0); /* RTS1 */ |
| if (pins & ATMEL_UART_CTS) |
| at91_set_B_periph(AT91_PIN_PA19, 0); /* CTS1 */ |
| } |
| |
| static struct resource uart2_resources[] = { |
| [0] = { |
| .start = AT91SAM9RL_BASE_US2, |
| .end = AT91SAM9RL_BASE_US2 + SZ_16K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| [1] = { |
| .start = AT91SAM9RL_ID_US2, |
| .end = AT91SAM9RL_ID_US2, |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct atmel_uart_data uart2_data = { |
| .use_dma_tx = 1, |
| .use_dma_rx = 1, |
| }; |
| |
| static u64 uart2_dmamask = DMA_BIT_MASK(32); |
| |
| static struct platform_device at91sam9rl_uart2_device = { |
| .name = "atmel_usart", |
| .id = 3, |
| .dev = { |
| .dma_mask = &uart2_dmamask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| .platform_data = &uart2_data, |
| }, |
| .resource = uart2_resources, |
| .num_resources = ARRAY_SIZE(uart2_resources), |
| }; |
| |
| static inline void configure_usart2_pins(unsigned pins) |
| { |
| at91_set_A_periph(AT91_PIN_PA13, 1); /* TXD2 */ |
| at91_set_A_periph(AT91_PIN_PA14, 0); /* RXD2 */ |
| |
| if (pins & ATMEL_UART_RTS) |
| at91_set_A_periph(AT91_PIN_PA29, 0); /* RTS2 */ |
| if (pins & ATMEL_UART_CTS) |
| at91_set_A_periph(AT91_PIN_PA30, 0); /* CTS2 */ |
| } |
| |
| static struct resource uart3_resources[] = { |
| [0] = { |
| .start = AT91SAM9RL_BASE_US3, |
| .end = AT91SAM9RL_BASE_US3 + SZ_16K - 1, |
| .flags = IORESOURCE_MEM, |
| }, |
| [1] = { |
| .start = AT91SAM9RL_ID_US3, |
| .end = AT91SAM9RL_ID_US3, |
| .flags = IORESOURCE_IRQ, |
| }, |
| }; |
| |
| static struct atmel_uart_data uart3_data = { |
| .use_dma_tx = 1, |
| .use_dma_rx = 1, |
| }; |
| |
| static u64 uart3_dmamask = DMA_BIT_MASK(32); |
| |
| static struct platform_device at91sam9rl_uart3_device = { |
| .name = "atmel_usart", |
| .id = 4, |
| .dev = { |
| .dma_mask = &uart3_dmamask, |
| .coherent_dma_mask = DMA_BIT_MASK(32), |
| .platform_data = &uart3_data, |
| }, |
| .resource = uart3_resources, |
| .num_resources = ARRAY_SIZE(uart3_resources), |
| }; |
| |
| static inline void configure_usart3_pins(unsigned pins) |
| { |
| at91_set_A_periph(AT91_PIN_PB0, 1); /* TXD3 */ |
| at91_set_A_periph(AT91_PIN_PB1, 0); /* RXD3 */ |
| |
| if (pins & ATMEL_UART_RTS) |
| at91_set_B_periph(AT91_PIN_PD4, 0); /* RTS3 */ |
| if (pins & ATMEL_UART_CTS) |
| at91_set_B_periph(AT91_PIN_PD3, 0); /* CTS3 */ |
| } |
| |
| static struct platform_device *at91_uarts[ATMEL_MAX_UART]; /* the UARTs to use */ |
| struct platform_device *atmel_default_console_device; /* the serial console device */ |
| |
| void __init __deprecated at91_init_serial(struct at91_uart_config *config) |
| { |
| int i; |
| |
| /* Fill in list of supported UARTs */ |
| for (i = 0; i < config->nr_tty; i++) { |
| switch (config->tty_map[i]) { |
| case 0: |
| configure_usart0_pins(ATMEL_UART_CTS | ATMEL_UART_RTS); |
| at91_uarts[i] = &at91sam9rl_uart0_device; |
| at91_clock_associate("usart0_clk", &at91sam9rl_uart0_device.dev, "usart"); |
| break; |
| case 1: |
| configure_usart1_pins(0); |
| at91_uarts[i] = &at91sam9rl_uart1_device; |
| at91_clock_associate("usart1_clk", &at91sam9rl_uart1_device.dev, "usart"); |
| break; |
| case 2: |
| configure_usart2_pins(0); |
| at91_uarts[i] = &at91sam9rl_uart2_device; |
| at91_clock_associate("usart2_clk", &at91sam9rl_uart2_device.dev, "usart"); |
| break; |
| case 3: |
| configure_usart3_pins(0); |
| at91_uarts[i] = &at91sam9rl_uart3_device; |
| at91_clock_associate("usart3_clk", &at91sam9rl_uart3_device.dev, "usart"); |
| break; |
| case 4: |
| configure_dbgu_pins(); |
| at91_uarts[i] = &at91sam9rl_dbgu_device; |
| at91_clock_associate("mck", &at91sam9rl_dbgu_device.dev, "usart"); |
| break; |
| default: |
| continue; |
| } |
| at91_uarts[i]->id = i; /* update ID number to mapped ID */ |
| } |
| |
| /* Set serial console device */ |
| if (config->console_tty < ATMEL_MAX_UART) |
| atmel_default_console_device = at91_uarts[config->console_tty]; |
| if (!atmel_default_console_device) |
| printk(KERN_INFO "AT91: No default serial console defined.\n"); |
| } |
| |
| void __init at91_register_uart(unsigned id, unsigned portnr, unsigned pins) |
| { |
| struct platform_device *pdev; |
| |
| switch (id) { |
| case 0: /* DBGU */ |
| pdev = &at91sam9rl_dbgu_device; |
| configure_dbgu_pins(); |
| at91_clock_associate("mck", &pdev->dev, "usart"); |
| break; |
| case AT91SAM9RL_ID_US0: |
| pdev = &at91sam9rl_uart0_device; |
| configure_usart0_pins(pins); |
| at91_clock_associate("usart0_clk", &pdev->dev, "usart"); |
| break; |
| case AT91SAM9RL_ID_US1: |
| pdev = &at91sam9rl_uart1_device; |
| configure_usart1_pins(pins); |
| at91_clock_associate("usart1_clk", &pdev->dev, "usart"); |
| break; |
| case AT91SAM9RL_ID_US2: |
| pdev = &at91sam9rl_uart2_device; |
| configure_usart2_pins(pins); |
| at91_clock_associate("usart2_clk", &pdev->dev, "usart"); |
| break; |
| case AT91SAM9RL_ID_US3: |
| pdev = &at91sam9rl_uart3_device; |
| configure_usart3_pins(pins); |
| at91_clock_associate("usart3_clk", &pdev->dev, "usart"); |
| break; |
| default: |
| return; |
| } |
| pdev->id = portnr; /* update to mapped ID */ |
| |
| if (portnr < ATMEL_MAX_UART) |
| at91_uarts[portnr] = pdev; |
| } |
| |
| void __init at91_set_serial_console(unsigned portnr) |
| { |
| if (portnr < ATMEL_MAX_UART) |
| atmel_default_console_device = at91_uarts[portnr]; |
| if (!atmel_default_console_device) |
| printk(KERN_INFO "AT91: No default serial console defined.\n"); |
| } |
| |
| void __init at91_add_device_serial(void) |
| { |
| int i; |
| |
| for (i = 0; i < ATMEL_MAX_UART; i++) { |
| if (at91_uarts[i]) |
| platform_device_register(at91_uarts[i]); |
| } |
| } |
| #else |
| void __init __deprecated at91_init_serial(struct at91_uart_config *config) {} |
| void __init at91_register_uart(unsigned id, unsigned portnr, unsigned pins) {} |
| void __init at91_set_serial_console(unsigned portnr) {} |
| void __init at91_add_device_serial(void) {} |
| #endif |
| |
| |
| /* -------------------------------------------------------------------- */ |
| |
| /* |
| * These devices are always present and don't need any board-specific |
| * setup. |
| */ |
| static int __init at91_add_standard_devices(void) |
| { |
| at91_add_device_rtc(); |
| at91_add_device_rtt(); |
| at91_add_device_watchdog(); |
| return 0; |
| } |
| |
| arch_initcall(at91_add_standard_devices); |
