arch/arm/mach-pxa/pxa27x.c - linux/kernel/git/davem/net-next - Git at Google

 /*
  *  linux/arch/arm/mach-pxa/pxa27x.c
  *
  *  Author:	Nicolas Pitre
  *  Created:	Nov 05, 2002
  *  Copyright:	MontaVista Software Inc.
  *
  * Code specific to PXA27x aka Bulverde.
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License version 2 as
  * published by the Free Software Foundation.
  */
 #include <linux/module.h>
 #include <linux/kernel.h>
 #include <linux/init.h>
 #include <linux/pm.h>
 #include <linux/platform_device.h>

 #include <asm/hardware.h>
 #include <asm/irq.h>
 #include <asm/arch/irqs.h>
 #include <asm/arch/pxa-regs.h>
 #include <asm/arch/ohci.h>
 #include <asm/arch/pm.h>
 #include <asm/arch/dma.h>

 #include "generic.h"
 #include "devices.h"

 /* Crystal clock: 13MHz */
 #define BASE_CLK	13000000

 /*
  * Get the clock frequency as reflected by CCSR and the turbo flag.
  * We assume these values have been applied via a fcs.
  * If info is not 0 we also display the current settings.
  */
 unsigned int get_clk_frequency_khz( int info)
 {
 	unsigned long ccsr, clkcfg;
 	unsigned int l, L, m, M, n2, N, S;
        	int cccr_a, t, ht, b;

 	ccsr = CCSR;
 	cccr_a = CCCR & (1 << 25);

 	/* Read clkcfg register: it has turbo, b, half-turbo (and f) */
 	asm( "mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg) );
 	t  = clkcfg & (1 << 0);
 	ht = clkcfg & (1 << 2);
 	b  = clkcfg & (1 << 3);

 	l  = ccsr & 0x1f;
 	n2 = (ccsr>>7) & 0xf;
 	m  = (l <= 10) ? 1 : (l <= 20) ? 2 : 4;

 	L  = l * BASE_CLK;
 	N  = (L * n2) / 2;
 	M  = (!cccr_a) ? (L/m) : ((b) ? L : (L/2));
 	S  = (b) ? L : (L/2);

 	if (info) {
 		printk( KERN_INFO "Run Mode clock: %d.%02dMHz (*%d)\n",
 			L / 1000000, (L % 1000000) / 10000, l );
 		printk( KERN_INFO "Turbo Mode clock: %d.%02dMHz (*%d.%d, %sactive)\n",
 			N / 1000000, (N % 1000000)/10000, n2 / 2, (n2 % 2)*5,
 			(t) ? "" : "in" );
 		printk( KERN_INFO "Memory clock: %d.%02dMHz (/%d)\n",
 			M / 1000000, (M % 1000000) / 10000, m );
 		printk( KERN_INFO "System bus clock: %d.%02dMHz \n",
 			S / 1000000, (S % 1000000) / 10000 );
 	}

 	return (t) ? (N/1000) : (L/1000);
 }

 /*
  * Return the current mem clock frequency in units of 10kHz as
  * reflected by CCCR[A], B, and L
  */
 unsigned int get_memclk_frequency_10khz(void)
 {
 	unsigned long ccsr, clkcfg;
 	unsigned int l, L, m, M;
        	int cccr_a, b;

 	ccsr = CCSR;
 	cccr_a = CCCR & (1 << 25);

 	/* Read clkcfg register: it has turbo, b, half-turbo (and f) */
 	asm( "mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg) );
 	b = clkcfg & (1 << 3);

 	l = ccsr & 0x1f;
 	m = (l <= 10) ? 1 : (l <= 20) ? 2 : 4;

 	L = l * BASE_CLK;
 	M = (!cccr_a) ? (L/m) : ((b) ? L : (L/2));

 	return (M / 10000);
 }

 /*
  * Return the current LCD clock frequency in units of 10kHz as
  */
 unsigned int get_lcdclk_frequency_10khz(void)
 {
 	unsigned long ccsr;
 	unsigned int l, L, k, K;

 	ccsr = CCSR;

 	l = ccsr & 0x1f;
 	k = (l <= 7) ? 1 : (l <= 16) ? 2 : 4;

 	L = l * BASE_CLK;
 	K = L / k;

 	return (K / 10000);
 }

 EXPORT_SYMBOL(get_clk_frequency_khz);
 EXPORT_SYMBOL(get_memclk_frequency_10khz);
 EXPORT_SYMBOL(get_lcdclk_frequency_10khz);

 #ifdef CONFIG_PM

 #define SAVE(x)		sleep_save[SLEEP_SAVE_##x] = x
 #define RESTORE(x)	x = sleep_save[SLEEP_SAVE_##x]

 #define RESTORE_GPLEVEL(n) do { \
 	GPSR##n = sleep_save[SLEEP_SAVE_GPLR##n]; \
 	GPCR##n = ~sleep_save[SLEEP_SAVE_GPLR##n]; \
 } while (0)

 /*
  * List of global PXA peripheral registers to preserve.
  * More ones like CP and general purpose register values are preserved
  * with the stack pointer in sleep.S.
  */
 enum {	SLEEP_SAVE_START = 0,

 	SLEEP_SAVE_GPLR0, SLEEP_SAVE_GPLR1, SLEEP_SAVE_GPLR2, SLEEP_SAVE_GPLR3,
 	SLEEP_SAVE_GPDR0, SLEEP_SAVE_GPDR1, SLEEP_SAVE_GPDR2, SLEEP_SAVE_GPDR3,
 	SLEEP_SAVE_GRER0, SLEEP_SAVE_GRER1, SLEEP_SAVE_GRER2, SLEEP_SAVE_GRER3,
 	SLEEP_SAVE_GFER0, SLEEP_SAVE_GFER1, SLEEP_SAVE_GFER2, SLEEP_SAVE_GFER3,
 	SLEEP_SAVE_PGSR0, SLEEP_SAVE_PGSR1, SLEEP_SAVE_PGSR2, SLEEP_SAVE_PGSR3,

 	SLEEP_SAVE_GAFR0_L, SLEEP_SAVE_GAFR0_U,
 	SLEEP_SAVE_GAFR1_L, SLEEP_SAVE_GAFR1_U,
 	SLEEP_SAVE_GAFR2_L, SLEEP_SAVE_GAFR2_U,
 	SLEEP_SAVE_GAFR3_L, SLEEP_SAVE_GAFR3_U,

 	SLEEP_SAVE_PSTR,

 	SLEEP_SAVE_ICMR,
 	SLEEP_SAVE_CKEN,

 	SLEEP_SAVE_MDREFR,
 	SLEEP_SAVE_PWER, SLEEP_SAVE_PCFR, SLEEP_SAVE_PRER,
 	SLEEP_SAVE_PFER, SLEEP_SAVE_PKWR,

 	SLEEP_SAVE_SIZE
 };

 void pxa27x_cpu_pm_save(unsigned long *sleep_save)
 {
 	SAVE(GPLR0); SAVE(GPLR1); SAVE(GPLR2); SAVE(GPLR3);
 	SAVE(GPDR0); SAVE(GPDR1); SAVE(GPDR2); SAVE(GPDR3);
 	SAVE(GRER0); SAVE(GRER1); SAVE(GRER2); SAVE(GRER3);
 	SAVE(GFER0); SAVE(GFER1); SAVE(GFER2); SAVE(GFER3);
 	SAVE(PGSR0); SAVE(PGSR1); SAVE(PGSR2); SAVE(PGSR3);

 	SAVE(GAFR0_L); SAVE(GAFR0_U);
 	SAVE(GAFR1_L); SAVE(GAFR1_U);
 	SAVE(GAFR2_L); SAVE(GAFR2_U);
 	SAVE(GAFR3_L); SAVE(GAFR3_U);

 	SAVE(MDREFR);
 	SAVE(PWER); SAVE(PCFR); SAVE(PRER);
 	SAVE(PFER); SAVE(PKWR);

 	SAVE(ICMR); ICMR = 0;
 	SAVE(CKEN);
 	SAVE(PSTR);

 	/* Clear GPIO transition detect bits */
 	GEDR0 = GEDR0; GEDR1 = GEDR1; GEDR2 = GEDR2; GEDR3 = GEDR3;
 }

 void pxa27x_cpu_pm_restore(unsigned long *sleep_save)
 {
 	/* ensure not to come back here if it wasn't intended */
 	PSPR = 0;

 	/* restore registers */
 	RESTORE_GPLEVEL(0); RESTORE_GPLEVEL(1);
 	RESTORE_GPLEVEL(2); RESTORE_GPLEVEL(3);
 	RESTORE(GPDR0); RESTORE(GPDR1); RESTORE(GPDR2); RESTORE(GPDR3);
 	RESTORE(GAFR0_L); RESTORE(GAFR0_U);
 	RESTORE(GAFR1_L); RESTORE(GAFR1_U);
 	RESTORE(GAFR2_L); RESTORE(GAFR2_U);
 	RESTORE(GAFR3_L); RESTORE(GAFR3_U);
 	RESTORE(GRER0); RESTORE(GRER1); RESTORE(GRER2); RESTORE(GRER3);
 	RESTORE(GFER0); RESTORE(GFER1); RESTORE(GFER2); RESTORE(GFER3);
 	RESTORE(PGSR0); RESTORE(PGSR1); RESTORE(PGSR2); RESTORE(PGSR3);

 	RESTORE(MDREFR);
 	RESTORE(PWER); RESTORE(PCFR); RESTORE(PRER);
 	RESTORE(PFER); RESTORE(PKWR);

 	PSSR = PSSR_RDH | PSSR_PH;

 	RESTORE(CKEN);

 	ICLR = 0;
 	ICCR = 1;
 	RESTORE(ICMR);
 	RESTORE(PSTR);
 }

 void pxa27x_cpu_pm_enter(suspend_state_t state)
 {
 	extern void pxa_cpu_standby(void);

 	if (state == PM_SUSPEND_STANDBY)
 		CKEN = (1 << CKEN_MEMC) | (1 << CKEN_OSTIMER) |
 			(1 << CKEN_LCD) | (1 << CKEN_PWM0);
 	else
 		CKEN = (1 << CKEN_MEMC) | (1 << CKEN_OSTIMER);

 	/* ensure voltage-change sequencer not initiated, which hangs */
 	PCFR &= ~PCFR_FVC;

 	/* Clear edge-detect status register. */
 	PEDR = 0xDF12FE1B;

 	switch (state) {
 	case PM_SUSPEND_STANDBY:
 		pxa_cpu_standby();
 		break;
 	case PM_SUSPEND_MEM:
 		/* set resume return address */
 		PSPR = virt_to_phys(pxa_cpu_resume);
 		pxa27x_cpu_suspend(PWRMODE_SLEEP);
 		break;
 	}
 }

 static int pxa27x_cpu_pm_valid(suspend_state_t state)
 {
 	return state == PM_SUSPEND_MEM || state == PM_SUSPEND_STANDBY;
 }

 static struct pxa_cpu_pm_fns pxa27x_cpu_pm_fns = {
 	.save_size	= SLEEP_SAVE_SIZE,
 	.save		= pxa27x_cpu_pm_save,
 	.restore	= pxa27x_cpu_pm_restore,
 	.valid		= pxa27x_cpu_pm_valid,
 	.enter		= pxa27x_cpu_pm_enter,
 };

 static void __init pxa27x_init_pm(void)
 {
 	pxa_cpu_pm_fns = &pxa27x_cpu_pm_fns;
 }
 #endif

 /*
  * device registration specific to PXA27x.
  */

 static u64 pxa27x_dmamask = 0xffffffffUL;

 static struct resource pxa27x_ohci_resources[] = {
 	[0] = {
 		.start  = 0x4C000000,
 		.end    = 0x4C00ff6f,
 		.flags  = IORESOURCE_MEM,
 	},
 	[1] = {
 		.start  = IRQ_USBH1,
 		.end    = IRQ_USBH1,
 		.flags  = IORESOURCE_IRQ,
 	},
 };

 static struct platform_device pxa27x_device_ohci = {
 	.name		= "pxa27x-ohci",
 	.id		= -1,
 	.dev		= {
 		.dma_mask = &pxa27x_dmamask,
 		.coherent_dma_mask = 0xffffffff,
 	},
 	.num_resources  = ARRAY_SIZE(pxa27x_ohci_resources),
 	.resource       = pxa27x_ohci_resources,
 };

 void __init pxa_set_ohci_info(struct pxaohci_platform_data *info)
 {
 	pxa27x_device_ohci.dev.platform_data = info;
 }

 static struct resource i2c_power_resources[] = {
 	{
 		.start	= 0x40f00180,
 		.end	= 0x40f001a3,
 		.flags	= IORESOURCE_MEM,
 	}, {
 		.start	= IRQ_PWRI2C,
 		.end	= IRQ_PWRI2C,
 		.flags	= IORESOURCE_IRQ,
 	},
 };

 static struct platform_device pxa27x_device_i2c_power = {
 	.name		= "pxa2xx-i2c",
 	.id		= 1,
 	.resource	= i2c_power_resources,
 	.num_resources	= ARRAY_SIZE(i2c_power_resources),
 };

 static struct platform_device *devices[] __initdata = {
 	&pxa_device_mci,
 	&pxa_device_udc,
 	&pxa_device_fb,
 	&pxa_device_ffuart,
 	&pxa_device_btuart,
 	&pxa_device_stuart,
 	&pxa_device_i2c,
 	&pxa_device_i2s,
 	&pxa_device_ficp,
 	&pxa_device_rtc,
 	&pxa27x_device_i2c_power,
 	&pxa27x_device_ohci,
 };

 void __init pxa27x_init_irq(void)
 {
 	pxa_init_irq_low();
 	pxa_init_irq_high();
 	pxa_init_irq_gpio(128);
 }

 static int __init pxa27x_init(void)
 {
 	int ret = 0;
 	if (cpu_is_pxa27x()) {
 		if ((ret = pxa_init_dma(32)))
 			return ret;
 #ifdef CONFIG_PM
 		pxa27x_init_pm();
 #endif
 		ret = platform_add_devices(devices, ARRAY_SIZE(devices));
 	}
 	return ret;
 }

 subsys_initcall(pxa27x_init);
	/*
	* linux/arch/arm/mach-pxa/pxa27x.c
	*
	* Author: Nicolas Pitre
	* Created: Nov 05, 2002
	* Copyright: MontaVista Software Inc.
	*
	* Code specific to PXA27x aka Bulverde.
	*
	* This program is free software; you can redistribute it and/or modify
	* it under the terms of the GNU General Public License version 2 as
	* published by the Free Software Foundation.
	*/
	#include <linux/module.h>
	#include <linux/kernel.h>
	#include <linux/init.h>
	#include <linux/pm.h>
	#include <linux/platform_device.h>

	#include <asm/hardware.h>
	#include <asm/irq.h>
	#include <asm/arch/irqs.h>
	#include <asm/arch/pxa-regs.h>
	#include <asm/arch/ohci.h>
	#include <asm/arch/pm.h>
	#include <asm/arch/dma.h>

	#include "generic.h"
	#include "devices.h"

	/* Crystal clock: 13MHz */
	#define BASE_CLK 13000000

	/*
	* Get the clock frequency as reflected by CCSR and the turbo flag.
	* We assume these values have been applied via a fcs.
	* If info is not 0 we also display the current settings.
	*/
	unsigned int get_clk_frequency_khz( int info)
	{
	unsigned long ccsr, clkcfg;
	unsigned int l, L, m, M, n2, N, S;
	int cccr_a, t, ht, b;

	ccsr = CCSR;
	cccr_a = CCCR & (1 << 25);

	/* Read clkcfg register: it has turbo, b, half-turbo (and f) */
	asm( "mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg) );
	t = clkcfg & (1 << 0);
	ht = clkcfg & (1 << 2);
	b = clkcfg & (1 << 3);

	l = ccsr & 0x1f;
	n2 = (ccsr>>7) & 0xf;
	m = (l <= 10) ? 1 : (l <= 20) ? 2 : 4;

	L = l * BASE_CLK;
	N = (L * n2) / 2;
	M = (!cccr_a) ? (L/m) : ((b) ? L : (L/2));
	S = (b) ? L : (L/2);

	if (info) {
	printk( KERN_INFO "Run Mode clock: %d.%02dMHz (*%d)\n",
	L / 1000000, (L % 1000000) / 10000, l );
	printk( KERN_INFO "Turbo Mode clock: %d.%02dMHz (*%d.%d, %sactive)\n",
	N / 1000000, (N % 1000000)/10000, n2 / 2, (n2 % 2)*5,
	(t) ? "" : "in" );
	printk( KERN_INFO "Memory clock: %d.%02dMHz (/%d)\n",
	M / 1000000, (M % 1000000) / 10000, m );
	printk( KERN_INFO "System bus clock: %d.%02dMHz \n",
	S / 1000000, (S % 1000000) / 10000 );
	}

	return (t) ? (N/1000) : (L/1000);
	}

	/*
	* Return the current mem clock frequency in units of 10kHz as
	* reflected by CCCR[A], B, and L
	*/
	unsigned int get_memclk_frequency_10khz(void)
	{
	unsigned long ccsr, clkcfg;
	unsigned int l, L, m, M;
	int cccr_a, b;

	ccsr = CCSR;
	cccr_a = CCCR & (1 << 25);

	/* Read clkcfg register: it has turbo, b, half-turbo (and f) */
	asm( "mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg) );
	b = clkcfg & (1 << 3);

	l = ccsr & 0x1f;
	m = (l <= 10) ? 1 : (l <= 20) ? 2 : 4;

	L = l * BASE_CLK;
	M = (!cccr_a) ? (L/m) : ((b) ? L : (L/2));

	return (M / 10000);
	}

	/*
	* Return the current LCD clock frequency in units of 10kHz as
	*/
	unsigned int get_lcdclk_frequency_10khz(void)
	{
	unsigned long ccsr;
	unsigned int l, L, k, K;

	ccsr = CCSR;

	l = ccsr & 0x1f;
	k = (l <= 7) ? 1 : (l <= 16) ? 2 : 4;

	L = l * BASE_CLK;
	K = L / k;

	return (K / 10000);
	}

	EXPORT_SYMBOL(get_clk_frequency_khz);
	EXPORT_SYMBOL(get_memclk_frequency_10khz);
	EXPORT_SYMBOL(get_lcdclk_frequency_10khz);

	#ifdef CONFIG_PM

	#define SAVE(x) sleep_save[SLEEP_SAVE_##x] = x
	#define RESTORE(x) x = sleep_save[SLEEP_SAVE_##x]

	#define RESTORE_GPLEVEL(n) do { \
	GPSR##n = sleep_save[SLEEP_SAVE_GPLR##n]; \
	GPCR##n = ~sleep_save[SLEEP_SAVE_GPLR##n]; \
	} while (0)

	/*
	* List of global PXA peripheral registers to preserve.
	* More ones like CP and general purpose register values are preserved
	* with the stack pointer in sleep.S.
	*/
	enum { SLEEP_SAVE_START = 0,

	SLEEP_SAVE_GPLR0, SLEEP_SAVE_GPLR1, SLEEP_SAVE_GPLR2, SLEEP_SAVE_GPLR3,
	SLEEP_SAVE_GPDR0, SLEEP_SAVE_GPDR1, SLEEP_SAVE_GPDR2, SLEEP_SAVE_GPDR3,
	SLEEP_SAVE_GRER0, SLEEP_SAVE_GRER1, SLEEP_SAVE_GRER2, SLEEP_SAVE_GRER3,
	SLEEP_SAVE_GFER0, SLEEP_SAVE_GFER1, SLEEP_SAVE_GFER2, SLEEP_SAVE_GFER3,
	SLEEP_SAVE_PGSR0, SLEEP_SAVE_PGSR1, SLEEP_SAVE_PGSR2, SLEEP_SAVE_PGSR3,

	SLEEP_SAVE_GAFR0_L, SLEEP_SAVE_GAFR0_U,
	SLEEP_SAVE_GAFR1_L, SLEEP_SAVE_GAFR1_U,
	SLEEP_SAVE_GAFR2_L, SLEEP_SAVE_GAFR2_U,
	SLEEP_SAVE_GAFR3_L, SLEEP_SAVE_GAFR3_U,

	SLEEP_SAVE_PSTR,

	SLEEP_SAVE_ICMR,
	SLEEP_SAVE_CKEN,

	SLEEP_SAVE_MDREFR,
	SLEEP_SAVE_PWER, SLEEP_SAVE_PCFR, SLEEP_SAVE_PRER,
	SLEEP_SAVE_PFER, SLEEP_SAVE_PKWR,

	SLEEP_SAVE_SIZE
	};

	void pxa27x_cpu_pm_save(unsigned long *sleep_save)
	{
	SAVE(GPLR0); SAVE(GPLR1); SAVE(GPLR2); SAVE(GPLR3);
	SAVE(GPDR0); SAVE(GPDR1); SAVE(GPDR2); SAVE(GPDR3);
	SAVE(GRER0); SAVE(GRER1); SAVE(GRER2); SAVE(GRER3);
	SAVE(GFER0); SAVE(GFER1); SAVE(GFER2); SAVE(GFER3);
	SAVE(PGSR0); SAVE(PGSR1); SAVE(PGSR2); SAVE(PGSR3);

	SAVE(GAFR0_L); SAVE(GAFR0_U);
	SAVE(GAFR1_L); SAVE(GAFR1_U);
	SAVE(GAFR2_L); SAVE(GAFR2_U);
	SAVE(GAFR3_L); SAVE(GAFR3_U);

	SAVE(MDREFR);
	SAVE(PWER); SAVE(PCFR); SAVE(PRER);
	SAVE(PFER); SAVE(PKWR);

	SAVE(ICMR); ICMR = 0;
	SAVE(CKEN);
	SAVE(PSTR);

	/* Clear GPIO transition detect bits */
	GEDR0 = GEDR0; GEDR1 = GEDR1; GEDR2 = GEDR2; GEDR3 = GEDR3;
	}

	void pxa27x_cpu_pm_restore(unsigned long *sleep_save)
	{
	/* ensure not to come back here if it wasn't intended */
	PSPR = 0;

	/* restore registers */
	RESTORE_GPLEVEL(0); RESTORE_GPLEVEL(1);
	RESTORE_GPLEVEL(2); RESTORE_GPLEVEL(3);
	RESTORE(GPDR0); RESTORE(GPDR1); RESTORE(GPDR2); RESTORE(GPDR3);
	RESTORE(GAFR0_L); RESTORE(GAFR0_U);
	RESTORE(GAFR1_L); RESTORE(GAFR1_U);
	RESTORE(GAFR2_L); RESTORE(GAFR2_U);
	RESTORE(GAFR3_L); RESTORE(GAFR3_U);
	RESTORE(GRER0); RESTORE(GRER1); RESTORE(GRER2); RESTORE(GRER3);
	RESTORE(GFER0); RESTORE(GFER1); RESTORE(GFER2); RESTORE(GFER3);
	RESTORE(PGSR0); RESTORE(PGSR1); RESTORE(PGSR2); RESTORE(PGSR3);

	RESTORE(MDREFR);
	RESTORE(PWER); RESTORE(PCFR); RESTORE(PRER);
	RESTORE(PFER); RESTORE(PKWR);

	PSSR = PSSR_RDH \| PSSR_PH;

	RESTORE(CKEN);

	ICLR = 0;
	ICCR = 1;
	RESTORE(ICMR);
	RESTORE(PSTR);
	}

	void pxa27x_cpu_pm_enter(suspend_state_t state)
	{
	extern void pxa_cpu_standby(void);

	if (state == PM_SUSPEND_STANDBY)
	CKEN = (1 << CKEN_MEMC) \| (1 << CKEN_OSTIMER) \|
	(1 << CKEN_LCD) \| (1 << CKEN_PWM0);
	else
	CKEN = (1 << CKEN_MEMC) \| (1 << CKEN_OSTIMER);

	/* ensure voltage-change sequencer not initiated, which hangs */
	PCFR &= ~PCFR_FVC;

	/* Clear edge-detect status register. */
	PEDR = 0xDF12FE1B;

	switch (state) {
	case PM_SUSPEND_STANDBY:
	pxa_cpu_standby();
	break;
	case PM_SUSPEND_MEM:
	/* set resume return address */
	PSPR = virt_to_phys(pxa_cpu_resume);
	pxa27x_cpu_suspend(PWRMODE_SLEEP);
	break;
	}
	}

	static int pxa27x_cpu_pm_valid(suspend_state_t state)
	{
	return state == PM_SUSPEND_MEM \|\| state == PM_SUSPEND_STANDBY;
	}

	static struct pxa_cpu_pm_fns pxa27x_cpu_pm_fns = {
	.save_size = SLEEP_SAVE_SIZE,
	.save = pxa27x_cpu_pm_save,
	.restore = pxa27x_cpu_pm_restore,
	.valid = pxa27x_cpu_pm_valid,
	.enter = pxa27x_cpu_pm_enter,
	};

	static void __init pxa27x_init_pm(void)
	{
	pxa_cpu_pm_fns = &pxa27x_cpu_pm_fns;
	}
	#endif

	/*
	* device registration specific to PXA27x.
	*/

	static u64 pxa27x_dmamask = 0xffffffffUL;

	static struct resource pxa27x_ohci_resources[] = {
	[0] = {
	.start = 0x4C000000,
	.end = 0x4C00ff6f,
	.flags = IORESOURCE_MEM,
	},
	[1] = {
	.start = IRQ_USBH1,
	.end = IRQ_USBH1,
	.flags = IORESOURCE_IRQ,
	},
	};

	static struct platform_device pxa27x_device_ohci = {
	.name = "pxa27x-ohci",
	.id = -1,
	.dev = {
	.dma_mask = &pxa27x_dmamask,
	.coherent_dma_mask = 0xffffffff,
	},
	.num_resources = ARRAY_SIZE(pxa27x_ohci_resources),
	.resource = pxa27x_ohci_resources,
	};

	void __init pxa_set_ohci_info(struct pxaohci_platform_data *info)
	{
	pxa27x_device_ohci.dev.platform_data = info;
	}

	static struct resource i2c_power_resources[] = {
	{
	.start = 0x40f00180,
	.end = 0x40f001a3,
	.flags = IORESOURCE_MEM,
	}, {
	.start = IRQ_PWRI2C,
	.end = IRQ_PWRI2C,
	.flags = IORESOURCE_IRQ,
	},
	};

	static struct platform_device pxa27x_device_i2c_power = {
	.name = "pxa2xx-i2c",
	.id = 1,
	.resource = i2c_power_resources,
	.num_resources = ARRAY_SIZE(i2c_power_resources),
	};

	static struct platform_device *devices[] __initdata = {
	&pxa_device_mci,
	&pxa_device_udc,
	&pxa_device_fb,
	&pxa_device_ffuart,
	&pxa_device_btuart,
	&pxa_device_stuart,
	&pxa_device_i2c,
	&pxa_device_i2s,
	&pxa_device_ficp,
	&pxa_device_rtc,
	&pxa27x_device_i2c_power,
	&pxa27x_device_ohci,
	};

	void __init pxa27x_init_irq(void)
	{
	pxa_init_irq_low();
	pxa_init_irq_high();
	pxa_init_irq_gpio(128);
	}

	static int __init pxa27x_init(void)
	{
	int ret = 0;
	if (cpu_is_pxa27x()) {
	if ((ret = pxa_init_dma(32)))
	return ret;
	#ifdef CONFIG_PM
	pxa27x_init_pm();
	#endif
	ret = platform_add_devices(devices, ARRAY_SIZE(devices));
	}
	return ret;
	}

	subsys_initcall(pxa27x_init);